Reconfigurable system for real-time embedded control applications

Access Full Text

Reconfigurable system for real-time embedded control applications

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Control Theory & Applications — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

This paper discusses the development of embedded controllers on a reconfigurable multiprocessor system using field programmable gate array (FPGA) technology. The system is reconfigurable in hardware and software in the sense that certain components may be reused in different applications, hence allowing rapid development of embedded control systems. Concurrent real-time operation can be achieved by utilising hardware and software modules consisting of dedicated hardware cores and real-time operating systems. For demonstration purposes, we discuss the development of a system consisting of a network-enabled master processor that handles two slave processors each controlling a mechatronic system. The user interface is implemented using an internet browser through the master processor which allows monitoring and supervisory control of the individual systems. A multi-threaded real-time operating system runs on each of the softcore processors which allows flexibility and modularity in software design whereas pre-designed hardware modules on the FPGA chip can be utilised for building comuting hardware for control applications. Experimental results are presented for illustrating how control applications can be developed and deployed using modular components and the hardware/software environment.

Inspec keywords: Internet; field programmable gate arrays; multiprocessing systems; embedded systems; user interfaces; mechatronics; multi-threading

Other keywords: field programmable gate array; dedicated hardware cores; Internet browser; mechatronic system; user interface; supervisory control; multithreaded real time operating system; reconfigurable system; real time embedded control applications; reconfigurable multiprocessor system

Subjects: Multiprocessing systems; User interfaces; Distributed systems software; Control engineering computing; Information networks; Logic and switching circuits

References

    1. 1)
      • Cong, J., Han, G., Jiang, W.: `Synthesis of an application-specific soft multiprocessor system', ACM 15th Int. Symp. on Field Programmable Gate Arrays, 2007, p. 99–107.
    2. 2)
      • Takada, H., Honda, S., Nishiyama, R., Yuyama, H.: `Hardware/software co-configuration for multiprocessor SoPC', IEEE Workshop on Software Technologies for Future Embedded Systems, May 2003, p. 7–8.
    3. 3)
      • Hung, A., Bishop, W., Kennings, A.: `Symmetric multiprocessing on programmable chips made easy', Design, Automation, and Test in Europe Conf. Exhibition, 2005, 1, p. 240–245.
    4. 4)
      • Borgio, S., Bosisio, D., Ferrandi, F.: `Hardware DWT accelerator for multiprocessor system-on-chip on FPGA', Int. Conf. on Embedded Computer Systems: Architectures, Modeling and Simulation, 2006, p. 107–114.
    5. 5)
      • X. Xie , J.A. Williams , N. Bergmann . A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture. Proc. SPIE , 1 - 12
    6. 6)
      • S.G. Haridas , S. Ziavras . FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture. Int. J. Parallel Emergent Distrib. Syst. , 4 , 211 - 226
    7. 7)
      • Altera. Available at http://www.altera.com, accessed August 2007.
    8. 8)
      • Nikolov, H., Stefanov, T., Deprettere, E.: `Efficient automated synthesis, programming, and implementation of multi-processor platforms on FPGA chips', Int. Conf. on Field Programmable Logic and Applications, 2006, p. 1–6.
    9. 9)
      • E. Monmasson , Y. Chapuis . Contributions of FPGAs to the control of electrical systems, a review. IEEE Ind. Electron. Soc. Newsl. , 4 , 8 - 14
    10. 10)
      • A. Burns , A. Wellings . (2001) Real-time systems and programming languages.
    11. 11)
      • R. Patel , F. Sahdpey . (2005) Control of redundant robot manipulators: theory and experiments.
    12. 12)
      • Sheldon, D., Kumar, R., Vahid, F., Tullsen, D., Kysecky, R.: `Conjoining soft-core FPGA processors', IEEE-ACM Int. Conf. on Computer-Aided Design, November 2006, p. 694–701.
    13. 13)
      • Joost, R., Salomon, R.: `Advantages of FPGA-based multiprocessor systems in industrial applications', Ann. Conf. on IEEE Industrial Electronics Society, 2005, p. 445–450.
    14. 14)
      • L. Reyneri . Simulink-based hybrid co-design tool for rapid prototyping of FPGAs in signal processing systems. Microprocess. Microsyst. , 273 - 289
    15. 15)
      • K. Astrom , B. Wittenmark . (1996) Computer controlled systems: theory and design.
    16. 16)
      • Y. Chan , M. Moallem , W. Wang . Design and implementation of modular FPGA-based PID controllers. IEEE Trans. Ind. Electron. , 4 , 1898 - 1906
    17. 17)
      • Singh, S., Roy, A., Rattan, K., Emmert, J.: `Performance trade-offs for hardware/software implementation of a fuzzy logic controller on programmable hardware', Fuzzy Information Processing Society Annual Meeting, 2005, p. 484–488.
    18. 18)
      • J.J. Labrosse . (2002) MicroC/OS-II, the real-time kernel.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cta.2009.0471
Loading

Related content

content/journals/10.1049/iet-cta.2009.0471
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading