access icon openaccess Methodology for developing virtual platforms from power-aware to power- and thermal-aware at electronic system level

With the growth of complex multiprocessor system-on-chip design and the evolution of process technology, it is crucial to address thermal issues owing to the high-power density of chips. Electronic system level (ESL) design is an acknowledged effective methodology to explore system design by virtual platforms (VPs) at the early stages of integrated circuit (IC) design. Therefore, power- and thermal-aware (PTA) VPs at the ESL are required to explore the thermal issues at the early stages of IC design. Current VPs at the ESL are less discussed in the thermal issues. Therefore, the authors propose a methodology to easily develop VPs from power awareness to power and thermal awareness. In the methodology, a refined thermal engine that has lower computational complexity is proposed to analyse the heat of ICs, and it has high compatibility for integration with power-aware (PA) VPs. In addition, the thermal analysis in the methodology considers the thermal effects of leakage power consumption to reflect the physical temperature of ICs. Thus, system designers can utilise the proposed methodology to easily develop their PA VPs into PTA VPs.

Inspec keywords: computational complexity; thermal analysis; integrated circuit design; three-dimensional integrated circuits; system-on-chip

Other keywords: IC design; leakage power consumption; ESL design; system designers; virtual platforms; thermal analysis; thermal-aware VPs; integrated circuit design; PA VPs; power awareness; computational complexity; PTA VPs; electronic system level design; thermal issues; physical temperature; refined thermal engine; thermal effects; complex multiprocessor system-on-chip design; power-aware VPs

Subjects: Computational complexity; System-on-chip; Digital circuit design, modelling and testing; System-on-chip; Semiconductor integrated circuit design, layout, modelling and testing

References

    1. 1)
      • 14. Alain, F., Giovanni, B., Nicolescu, G.: ‘Transient thermal simulation of liquid-cooled 3-D circuits’, IEEE Trans. Compon. Packag. Manuf. Technol., 2016, 6, (9), pp. 13491360.
    2. 2)
      • 4. Hsieh, W.-T., Yeh, J.-C., Lin, S.-C., et al: ‘System power analysis with DVFS on ESL virtual platform’. IEEE Int. SoC Conf., Taipei, Taiwan, September 2011, pp. 9398.
    3. 3)
      • 3. Chuang, I.-Y., Chang, C.-W., Fan, T.-Y., et al: ‘PAC duo SoC performance analysis with ESL design methodology’. IEEE 8th Int.Conf. ASIC, Changsha, Hunan, China, October 2009, pp. 399402.
    4. 4)
      • 5. Hsieh, W.-T., Yeh, J.-C., Huang, S.-Y., et al: ‘PAC duo system power estimation at ESL’.15th Asia and South Pacific Design Automation Conf., Taipei, Taiwan, January 2010, pp. 815820.
    5. 5)
      • 2. Hsu, Z.-M., Chuang, I.-Y., Su, W.-C., et al: ‘Systemperformance analyses on PAC duo ESL virtual platform’. Fifth Int. Conf. Intelligent Information Hiding and Multimedia Signal Processing, Kyoto, Japan, September 2009, pp. 406409.
    6. 6)
      • 20. Woo, S.C., Ohara, M., Torrie, E., et al: ‘The SPLASH-2 programs: characterization and methodological considerations’. 22nd Annual Int. Symp. Computer Architecture, Santa Margherita Ligure, Italy, June 1995, pp. 2426.
    7. 7)
      • 18. Pedram, M., Nazarian, S.: ‘Thermal modeling, analysis, and management in VLSI circuits: principles and methods’, Proc. IEEE, 2006, 94, (8), pp. 14871501.
    8. 8)
      • 7. Gruttner, K., Gartmann, P.A., Fandrey, T., et al: ‘An ESL timing and power estimation and simulation framework for heterogeneous SoCs’. Int. Conf. Embedded Computer Systems: Architectures, Modeling, and Simulation, Agios Konstantinos, Greece, July 2014, pp. 181190.
    9. 9)
      • 19. Guthaus, M.R., Ringenberg, J.S., Ernst, D., et al: ‘Mibench: a free, commercially representative embedded benchmark suit’. IEEE Int. Workshop on Workload Characterization, Texas, USA, December 2001, pp. 314.
    10. 10)
      • 1. Lin, Y.-L., Alvin, W.Y.Su: ‘Function verifications for SoC software/hardware Co-design: from virtual platform to physical platform’. IEEE Int. SoC Conf., Taipei, Taiwan, September 2011, pp. 201206.
    11. 11)
      • 15. Cengel, Y.A.: ‘Heat transfer: a practical approach’ (McGraw-Hill Press, New York, 2002, 2nd edn.).
    12. 12)
      • 17. Lu, L.-Y., Chang, C.-Y., Chen, Z.-H., et al: ‘A testable and debuggable dual-core system with thermal-aware dynamic voltage and frequency scaling’. IEEE Asia and South Pacific Design Automation Conf., Macau, China, January 2016, pp. 1718.
    13. 13)
      • 13. Iyengar, S.R.K., Jain, R.K.: ‘Numerical methods’ (New Age International Press, Darya Ganj, 2009).
    14. 14)
      • 11. Skadron, K., Stan, M.R., Sankaranarayanan, K., et al: ‘Temperature-aware microarchitecture’. Int. Symp. Computer Architecture, California, USA, June 2003, pp. 213.
    15. 15)
      • 9. Sumeet, S.Kumar, Zjajo, A., van Leuken, R., et al: ‘Ctherm: an integrated framework for thermal-functional co-simulation of systems-on-chip’. 23rd Euromicro Int.Conf. Parallel, Distributed, and Network-Based Processing, Turku, Finland, March 2015, pp. 674681.
    16. 16)
      • 6. Efstathios, S.-X., Percy Delicia, G.S., Peter, F., et al: ‘A power estimation technique for cycle-accurate higher-abstraction SystemC-based CPU models’. Int. Conf. Embedded Computer Systems: Architectures, Modeling, and Simulation, Samos, Greece, July 2015, pp. 7077.
    17. 17)
      • 12. Sridhar, A., Vincenzi, A., Ruggiero, M., et al: ‘3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling’. IEEE/ACM Int. Conf. Computer-Aided Design, California, USA, November 2010, pp. 463470.
    18. 18)
      • 10. Tayeb, B., Matthieu, M., Florence, M., et al: ‘Co-simulation of functional systemC TLM models with power/thermal solvers’. IEEE 27th Int. Parallel and Distributed Processing Symp. Workshops & PhD Forum, Cambridge, MA, USA, May 2013, pp. 21762181.
    19. 19)
      • 8. Chiou, L.-Y., Lu, L.-Y., Chen, Z.-H., et al: ‘System thermal analysis of 3D IC on ESL virtual platform’. IEEE Int. SoC Design Conf., Busan, South Korea, November 2013, pp. 394397.
    20. 20)
      • 16. Bergman, T.L., Lavine, A.S., Frank, P.I., et al: ‘Fundamentals of heat and mass transfer’ (John Wiley Press, New York, 2011, 7th edn.).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cps.2017.0066
Loading

Related content

content/journals/10.1049/iet-cps.2017.0066
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading