Efficient low-complexity two-dimensional equalisation technique for multi-level cell flash memory storage systems

Efficient low-complexity two-dimensional equalisation technique for multi-level cell flash memory storage systems

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Communications — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

NAND flash memories, due to their several advantageous characteristics, have recently dominated the data storage industry and its global market. Currently, multi-level cell memories, in which each cell can store more than one bit of data resulting in higher data storage capacities, have gained a considerable amount of research interest. However, this comes at the cost of several limitations and increased performance degradation. Various studies have shown that among several error sources in multi-level cell memories, inter-cell interference is the most significant one. Therefore, to mitigate the devastating effect of the interference, simple, feasible, and yet efficient equalisation techniques become essential for achieving desired data reliability. In this study, first, a thorough analysis on deriving the distribution of the interference-free and interference-affected data is carried out. Then, novel low-complexity equalisation methods are proposed, and their beneficial complexity-performance trade-offs compared with the existing techniques are illustrated. Finally, simulation results are presented to show that the proposed algorithms considerably improve the error performance, while maintaining the low-complexity constraints.


    1. 1)
      • 1. Bez, R., Camerlenghi, E., Modelli, A., et al: ‘Introduction to flash memory’, Proc. IEEE, 2003, 91, (4), pp. 489502.
    2. 2)
      • 2. Lee, J.D., Hur, S.H., Choi, J.D.: ‘Effects of floating-gate interference on NAND flash memory cell operation’, IEEE Electron Device Lett., 2002, 23, (5), pp. 264266.
    3. 3)
      • 3. Park, K.T., Kang, M., Kim, D., et al: ‘A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories’, IEEE J. Solid-State Circuits, 2008, 43, (4), pp. 919928.
    4. 4)
      • 4. Cernea, R.A., Pham, L., Moogat, F., et al: ‘A 34 MB/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology’, IEEE J. Solid-State Circuits, 2009, 44, (1), pp. 186194.
    5. 5)
      • 5. Park, D., Lee, J.: ‘Floating-gate coupling canceller for multi-level cell NAND flash’, IEEE Trans. Magn., 2011, 47, (3), pp. 624628.
    6. 6)
      • 6. Lee, D.H., Kim, J., Sung, W.: ‘Signal processing techniques for reliability improvement of sub-20 nm NAND flash memory’. Proc. IEEE Workshop on Signal Processing and Systems, Taipei City, Taiwan, 2013, pp. 318323.
    7. 7)
      • 7. Lee, D.H., Sung, S.: ‘Least squares based coupling cancellation for MLC NAND flash memory with a small number of voltage sensing operations’, J. Signal Process. Syst., 2013, 71, (3), pp. 189200.
    8. 8)
      • 8. Dong, G., Li, S., Zhang, T.: ‘Using data postcompensation and predistortion to tolerate cell-to-cell interference in MLC NAND flash memory’, IEEE Trans. Circuits Syst. I, Reg. Papers, 2010, 57, (10), pp. 27182728.
    9. 9)
      • 9. Kumar, P.S., Roy, S.: ‘Two-dimensional equalization: theory and applications to high density magnetic recording’, IEEE Trans. Commun., 1994, 42, (234), pp. 386395.
    10. 10)
      • 10. Wu, Y., O'Sullivan, J.A., Singla, N., et al: ‘Iterative detection and decoding for separable two-dimensional intersymbol interference’, IEEE Trans. Magn., 2003, 39, (4), pp. 21152120.
    11. 11)
      • 11. Takeuchi, K., Tanaka, T., Nakamura, H.: ‘A double-level- Vth select gate array architecture for multi-level NAND flash memories’. Proc. Symp. on VLSI Circuits, Digest of Technical Papers, Kyoto, Japan, 1995, pp. 6970.
    12. 12)
      • 12. Suh, K.D., Suh, B.H., Lim, Y.H., et al: ‘A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme’, IEEE J. Solid-State Circuits, 1995, 30, (11), pp. 11491156.
    13. 13)
      • 13. Dong, G., Xie, N., Zhang, T.: ‘On the use of soft-decision error-correction codes in NAND flash memory’, IEEE Trans. Circuits Syst. I, Reg. Papers, 2011, 58, (2), pp. 429439.
    14. 14)
      • 14. Cai, Y., Mutlu, O., Haratsch, E.F., et al: ‘Program interference in MLC NAND flash memory: characterization, modeling, and mitigation’. Proc. IEEE Int. Conf. on Computer Design, Asheville, NC, USA, 2013, pp. 123130.
    15. 15)
      • 15. Papoulis, A., Pillai, S.U.: ‘Probability, random variables, and stochastic processes’ (McGraw-Hill Higher Education, New York, NY, USA, 2002, 4th edn.).
    16. 16)
      • 16. Epstein, B.: ‘Some applications of the Mellin transform in statistics’, Ann. Math. Stat., 1948, 19, (3), pp. 370379.
    17. 17)
      • 17. Ordentlich, E., Roth, R.M.: ‘Two-dimensional maximum-likelihood sequence detection is NP hard’, IEEE Trans. Inf. Theory, 2011, 57, (12), pp. 76617670.
    18. 18)
      • 18. Forney, G.D.: ‘The Viterbi algorithm’, Proc. IEEE, 1973, 61, (3), pp. 268278.
    19. 19)
      • 19. Grupp, L.M., Caulfield, A.M., Coburn, J., et al: ‘Characterizing flash memory: anomalies, observations, and applications’. Annual IEEE/ACM Int. Symp. on Microarchitecture, New York, NY, USA, 2009, pp. 2433.

Related content

This is a required field
Please enter a valid email address