http://iet.metastore.ingenta.com
1887

Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware

Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors present a novel virtual reconfigurable architecture (VRA) for realising real-world applications of intrinsic evolvable hardware (EHW) on field programmable gate arrays (FPGAs). The phenotype representation of the proposed evolvable system is based on a two-dimensional function element (FE) network. Compared with the traditional Cartesian genetic programming, the proposed approach includes more connection restrictions in the FE network to reduce genotype length. Another innovative feature of the VRA is that the whole evolvable system, which consists of an evolutionary algorithm unit, a fitness value calculation unit and an FE array unit, can be realised on a single FPGA. On this work, a custom Xilinx Virtex xcv2000E FPGA, which is fitted in the Celoxica RC1000 Peripheral Component Interconnect (PCI) board is utilised as the hardware platform. The main motive of the research is to design a general, flexible evolvable system with powerful computation ability to achieve intrinsic evolution. As examples, the proposed evolvable system is devoted to evolve two real-world applications: a character recogniser and an image operator by using gate level evolution and function level evolution, respectively. The experimental results show that the VRA can bring higher computational ability and more flexibility than traditional approach to intrinsic EHW.

References

    1. 1)
      • G.W. Greenwood , A.M. Tyrrell . (2006) Introduction to evolvable hardware: a practical guide for designing self-adaptive systems.
    2. 2)
      • Zebulum, R.S., Stoica, A., Keymeulen, D., Sekanina, L.: `Evolvable hardware system at extreme low temperatures', Proc. 6th Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), September 2005, Sitges, Spain, p. 37–45.
    3. 3)
      • Sekanina, L., Starecek, L., Gajda, Z., Kotasek, Z.: `Evolution of multifunctional combinational modules controlled by the power supply voltage', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems (AHS 2006), June 2006, Istanbul, Turkey, p. 186–193.
    4. 4)
      • Miller, J.F., Thomson, P.: `Cartesian genetic programming', Proc. 3rd European Conf. Genetic Programming, April 2000, Edinburgh, Scotland, UK, p. 121–132.
    5. 5)
      • Sekanina, L., Friedl, S.: `On routine implementation of virtual evolvable devices using COMBO6', Proc. 2004 NASA/DoD Conf. Evolvable Hardware, June 2004, Seattle, USA, p. 63–70.
    6. 6)
      • Martínek, T., Sekanina, L.: `An evolvable image filter: experimental evaluation of a complete hardware implementation in FPGA', Proc. 6th Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), September 2005, Sitges, Spain, p. 76–85.
    7. 7)
      • Sekanina, L.: `Virtual reconfigurable circuits for real-world applications of evolvable hardware', Proc. 5th Int. Conf. Evolvable Systems: From Biology to Hard-ware (ICES), March 2003, Trondheim, Norway, p. 186–197.
    8. 8)
      • Iwata, M., Kajitani, I., Yamada, H., Iba, H., Higuchi, T.: `A pattern recognition system using evolvable hardware', Proc. Int. Conf. Parallel Problem Solving from Nature IV (PPSN IV), September 1996, Berlin, German, p. 761–770.
    9. 9)
      • J. Torresen . A scalable approach to evolvable hardware. Genet. Program. Evol. Mach. , 3 , 259 - 282
    10. 10)
      • Wang, J., Piao, C.H., Lee, C.H.: `FPGA implementation of evolvable characters recognizers with self-adaptive mutation rates', Proc. 2007 Int. Conf. Adaptive and Natural Computing Algorithms (ICANNGA), April 2007, Warsaw, Poland, p. 286–295.
    11. 11)
      • Zhang, Y., Smith, S.L., Tyrrell, A.M.: `Digital circuit design using intrinsic evolvable hardware', Proc. 2004 NASA/DoD Conf. the evolvable Hardware, June 2004, Seattle, USA, p. 55–62.
    12. 12)
      • Wang, J., Jung, J.K., Lee, C.H.: `Evolutionary design of image filter using the Celoxica RC1000 board', Int. Conf. Control, Automation and Systems (ICCAS), Gyeong Gi, June 2005, Kintex, Korea, p. 1355–1360.
    13. 13)
      • Smith, S., Leggett, S., Tyrrell, A.M.: `An implicit context representation for evolving image processing filters', Proc. 2005 EvoWorkshops: EvoBIO, EvoCOMNET, EvoHot, EvoIASP, EvoMUSART, and EvoSTOC, March 2005, Lausanne, Switzerland, p. 407–416.
    14. 14)
      • Xilinx.: ‘Xc6200 FPGA Data Sheet’, 1997.
    15. 15)
      • A. Thompson , P. Layzell , S. Zebulum . Explorations in design space: unconventional electronics design through artificial evolution. IEEE Trans. Evol. Comput. , 3 , 167 - 196
    16. 16)
      • Xilinx inc.: ‘Virtex field programmable gate arrays databook’, 1999.
    17. 17)
      • Xilinx.: ‘JBits 2.0.1 Documentation’, 1999.
    18. 18)
      • Hollingworth, G., Smith, S., Tyrrell, A.M.: `The intrinsic evolution of Virtex devices through internet reconfigurable logic', Proc. 3rd Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), April 2000, Edinburgh, Scotland, UK, p. 72–79.
    19. 19)
      • A.M. Tyrrell , R.A. Krohling , Y. Zhou . Evolutionary algorithm for the promotion of evolvable hardware. IEE Proc., Comput. Digit. Tech. , 4 , 267 - 275
    20. 20)
      • Upegu, A., Sanchez, E.: `Evolving hardware by dynamically reconfiguring Xilinx FPGAs', Proc. 6th Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), September 2005, Sitges, Spain, p. 56–65.
    21. 21)
      • Upegu, A., Sanchez, E.: `Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems (AHS), June 2006, Istanbul, Turkey, p. 153–160.
    22. 22)
      • Antoni, L., Leveugle, R., Feher, B.: `Using run-time reconfiguration for fault injection in hardware prototypes', Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, October 2000, Yamanashi, Japan, p. 405–413.
    23. 23)
      • Porter, R., Mccabe, K., Bergmann, N.: `An application approach to evolvable hardware', Proc. 1st NASA/DoD Workshop on Evolvable Hardware, July 1999, Pasadena, California, USA, p. 170–174.
    24. 24)
      • Sloarch, C., Sharman, K.: `The design and implementation of custom architectures for evolvable hardware using off-the-shelf progarmmable devices', Proc. 3rd Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), April 2000, Edinburgh, Scotland, UK, p. 197–207.
    25. 25)
      • Haddow, P., Tufte, G.: `Bridging the genotype–phenotype mapping for digital FPGAs', Proc. 3rd NASA/DoD Workshop on Evolvable Hardware, July 2001, Long Beach, California, USA, p. 109–115.
    26. 26)
      • Glette, K., Torresen, J.: `A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro Device', Proc. 6th Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), September 2005, Sitges, Spain, p. 66–75.
    27. 27)
      • Glette, K., Torresen, J., Yasunaga, M., Yamaguchi, Y.: `On-chip evolution using a soft processor core applied to image recognition', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems (AHS), June 2006, Istanbul, Turkey, p. 373–380.
    28. 28)
      • C.A. Coello Coello , A.D. Christiansen , A.H. Aguirre . Towards automated evolutionary design of combinational circuits. Comput. Electr. Eng. , 1 , 1 - 28
    29. 29)
      • L. Sekanina , S. Friedl . An evolvable combinational unit for FPGAs. Comput. Inf. (Slovakia) , 5 , 461 - 486
    30. 30)
      • J.F. Miller , D. Job , V.K. Vassilev . Principles in the evolutionary design of digital circuits – Part I. Genet. Program. Evol. Mach. , 1 , 8 - 35
    31. 31)
      • P. Martin . A hardware implementation of a genetic programming system using FPGAs and Handel-C. Genet. Program. Evol. Mach. , 4 , 317 - 343
    32. 32)
      • F. Bensaali , A. Amira , A. Bouridane . Accelerating matrix product on reconfigurable hardware for image processing applications. IEE Proc., Circuits, Devices Syst. , 3 , 236 - 246
    33. 33)
      • Embedded Solutions Ltd.: ‘Handel-C language reference manual V2.3’, 2001.
    34. 34)
      • Yasunaga, M., Nakamura, T., Yoshihara, I., Kim, J.H.: `Genetic algorithm-based design methodology for pattern recognition hardware', Proc. 3rd Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), April 2000, Edinburgh, Scotland, UK, p. 264–273.
    35. 35)
      • Wang, J., Jung, J.K., Lee, Y.M., Lee, C.H.: `Using reconfigurable architecture-based intrinsic incremental evolution to evolve a character classification system', Proc. Int. Conf. Computational Intelligence and Security (CIS), December 2005, Xi'an, China, p. 216–223.
    36. 36)
      • Wang, J., Lee, C.H.: `Introducing partitioning training set strategy to intrinsic incremental evolution', Proc. Mexican Int. Conf. Artifical Intelligence (MICAI), November 2006, Apizaco, Mexico, p. 272–282.
    37. 37)
      • Kalganova, T., Miller, J.F., Fogarty, T.C.: `Some aspects of an evolvable hardware approach for multiple-valued combinational circuit design', Proc. 2nd Int. Conf. Evolvable Systems: From Biology to Hardware (ICES), September 1998, Lausanne, Switzerland, p. 78–89.
    38. 38)
      • S. Wolfram . Universality and complexity in cellular automata. Physica , 1 - 35
    39. 39)
      • Scott, S.D.: `HGA: a hardware-based genetic algorithm', 1994, Master, University of Nebraska, Lincoln.
    40. 40)
      • Wang, J., Piao, C.H., Lee, C.H.: `Implementing multi-VRC cores to evolve combinational logic circuits in parallel', Proc. 7th Int. Conf. Evolvable Systems: From Biology To Hardware (ICES), September 2007, Wuhan, China, p. 23–34.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20070124
Loading

Related content

content/journals/10.1049/iet-cdt_20070124
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address