Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

VLSI architecture and chip for combined invisible robust and fragile watermarking

VLSI architecture and chip for combined invisible robust and fragile watermarking

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

  • Author(s): S.P. Mohanty 1 ; E. Kougianos 2 ; N. Ranganathan 3
    • View affiliations
    • Affiliations: 1: Department of Computer Science and Engineering, University of North Texas, Denton, USA
      2: Department of Electrical Engineering Technology, University of North Texas, Denton, USA
      3: Department of Computer Science and Engineering, University of South Florida, Tampa, USA
  • Source: Volume 1, Issue 5, September 2007, p. 600 – 611
    DOI:  10.1049/iet-cdt:20070057 , Print ISSN 1751-8601, Online ISSN 1751-861X
© The Institution of Engineering and Technology
Published

Research in digital watermarking is mature. Several software implementations of watermarking algorithms are described in the literature, but few attempts have been made to describe hardware implementations. The ultimate objective of the research is to develop low-power, high- performance, real-time, reliable and secure watermarking systems, which can be achieved through hardware implementations. The development of a very-large-scale integration architecture for a high-performance watermarking chip is presented which can perform both invisible robust and invisible fragile image watermarking in the spatial domain. The watermarking architecture is prototyped in two ways: (i) by using a Xilinx field-programmable gate array and (ii) by building a custom integrated circuit. This prototype is the first watermarking chip with both invisible robust and invisible fragile watermarking capabilities.

Inspec keywords: VLSI; digital signal processing chips; watermarking; image coding; field programmable gate arrays

Other keywords: combined invisible robust-fragile image watermarking; high-performance digital watermarking chip; custom integrated circuit; Xilinx field-programmable gate array; very-large-scale integration architecture; VLSI architecture

Subjects: Digital signal processing chips; Logic and switching circuits; Computer vision and image processing techniques; Data security; Logic circuits; Semiconductor integrated circuits; Image and video coding; Microprocessors and microcomputers

References

    1. 1)
      • S. Craver , N. Memon , B.L. Yeo , M.M. Yeung . Resolving rightful ownerships with invisible watermarking techniques: limitations, attacks and implications. IEEE J. Sel. Areas Commun. , 4 , 573 - 586
    2. 2)
      • Fan, Y.C., Van, L.D., Huang, C.M., Tsao, H.W.: `Hardware-efficient architecture design of wavelet-based adaptive visible watermarking', Proc. 9th IEEE Int. Symp. on Consumer Electronics, 2005, p. 399–403.
    3. 3)
      • D.J. Smith . Hdl chip design: a practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog.
    4. 4)
      • S.C. Katzenbeisser , F.A.P. Petitcolas . (2000) Information hiding techniques for steganography and digital watermarking.
    5. 5)
      • C.T. Li . Digital fragile watermarking scheme for authentication of JPEG images. IEE Proc., Vis., Image Signal Process. , 6 , 460 - 466
    6. 6)
      • H. Berghel . Watermarking cyberspace. Commun. ACM , 11 , 19 - 24
    7. 7)
      • Tefas, A., Pitas, I.: `Robust spatial image watermarking using progressive detection', Proc. IEEE Int. on Conf. Acoustics, Speech, and Signal Processing, 2001, p. 1973–1976.
    8. 8)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `A dual watermarking technique for images', Proc. 7th ACM Int. Multimedia Conf., 1999, 2, p. 49–51.
    9. 9)
      • L.D. Strycker , P. Termont , J. Vandewege , J. Haitsma , A. Kalker , M. Maes , G. Depovere . Implementation of a real-time digital watermarking process for broadcast monitoring on trimedia VLIW processor. IEE Proc., Vis. Image Signal Process. , 4 , 371 - 376
    10. 10)
      • D. Kundur , K. Karthik . Video fingerprinting and encryption principles for digital rights management. Proc. IEEE , 6 , 918 - 932
    11. 11)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `An adaptive DCT domain visible watermarking technique for protection of publicly available images', Proc. Int. Conf. Multimedia Processing and Systems, 2000, p. 195–198.
    12. 12)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `A DCT domain visible watermarking technique for images', Proc. IEEE Int. Conf. Multimedia and Expo, 2000, p. 1029–1032.
    13. 13)
      • Garimella, A., Satyanarayan, M.V.V., Kumar, R.S., Murugesh, P.S., Niranjan, U.C.: `VLSI impementation of online digital watermarking techniques with difference encoding for the 8-bit gray scale images', Proc. Int. Conf. VLSI Design, 2003, p. 283–288.
    14. 14)
      • F.A.P. Petitcolas , R.J. Anderson , M.G. Kuhn . Information hiding – a survey. Proc. IEEE , 7 , 1062 - 1078
    15. 15)
      • Mintzer, F., Braudaway, G., Yeung, M.: `Effective and ineffective digital watermarks', IEEE Int. Conf. on Image Process. (ICIP-97), 1997, 3, p. 9–12.
    16. 16)
      • N.J. Mathai , D. Kundur , A. Sheikholeslami . Hardware implementation perspectives of digital video watermarking algortithms. IEEE Trans. Signal Process. , 4 , 925 - 938
    17. 17)
      • Cox, I.J., Kilian, J., Shamoon, T., Leighton, T.: `A secure robust watermarking for multimedia', Proc. 1st Int. Workshop on Information Hiding, 1996, 1174, p. 185–206.
    18. 18)
      • M. Swanson , M. Kobayashi , A. Tewfik . Multimedia data embedding and watermarking technologies. Proc. IEEE , 6 , 1064 - 1087
    19. 19)
      • Kosaraju, N.M., Varanasi, M., Mohanty, S.P.: `A high performance VLSI architecture for advanced encryption standard (AES) algorithm', Proc. 19th IEEE Int. Conf. on VLSI Design, 2006, p. 481–484.
    20. 20)
      • S. Emmanuel , M.S. Kankanhalli . A digital rights management scheme for broadcast video. ACM-Springer Verlag Multimedia Syst. J. , 6 , 444 - 458
    21. 21)
      • D.V. Sarwate , M.B. Pursley . Cross-correlation of pseudorandom and related sequences. Proc. IEEE , 5 , 593 - 619
    22. 22)
      • I.J. Cox , J. Killian , F.T. Leighton , T. Shamoon . Secure spread spectrum watermarking for multimedia. IEEE Trans. Image Process. , 12 , 1673 - 1687
    23. 23)
      • S. Voloshynovskiy , S. Pereira , T. Pun , J.J. Eggers , J.K. Su . Attacks on digital watermarks: classification, estimation-based attacks and benchmarks. IEEE Commun. Mag. , 9 , 118 - 126
    24. 24)
      • A.M. Eskicioglu , E.J. Delp . An overview of multimedia content protection in consumer electronics devices. Elsevier Signal Process., Image Commun. , 681 - 699
    25. 25)
      • Mohanty, S.P.: `Digital watamerking of images', 1999, MS, Department of Electrical Engineering, Indian Institute of Science, Bangalore, India.
    26. 26)
      • F.J. MacWilliam , N.J.A. Sloane . Pseudorandom sequences and arrays. Proc. IEEE , 12 , 1715 - 1729
    27. 27)
      • F. Bartolini , A. Tefas , M. Barni , I. Pitas . Image authentication techniques for surveillance applications. Proc. IEEE , 10 , 1403 - 1418
    28. 28)
      • S.P. Mohanty , N. Ranganathan , R.K. Namballa . A VLSI architecture for visible watermarking in a secure still digital camera (S2DC) design. IEEE Trans. Very Large Scale Integr. Syst. (TVLSI) , 8 , 1002 - 1012
    29. 29)
      • N. Memon , P.W. Wong . Protecting digital media content. Commun. ACM , 7 , 35 - 43
    30. 30)
      • Wolfgang, R.G., Delp, E.J.: `A watermark for digital images', Proc. IEEE Int. Conf. on Image Processing (ICIP), 1996, 3, p. 219–222.
    31. 31)
      • Cox, I.J., Kilian, J., Shamoon, T., Leighton, T.: `Secure spread spectrum watermarking of images, audio and video', Proc. IEEE Int. Conf. on Image Processing, 1996, 3, p. 243–246.
    32. 32)
      • M.J.S. Smith . (1997) Application-specific integrated circuits.
    33. 33)
      • S.P. Mohanty , N. Ranganathan , K. Balakrishnan . A dual voltage-frequency VLSI chip for image watermarking in DCT domain. IEEE Trans. Circuits Syst. II (TCAS-II) , 5 , 394 - 398
    34. 34)
      • Tsai, T.H., Lu, C.Y.: `A systems level design for embedded watermark technique using DSC systems', Proc. IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, 2001.
    35. 35)
      • M. Maes , T. Kalker , J.P.M.G. Linnartz , J. Talstra , G.F.G. Depovere , J. Haitsma . Digital watamarking for DVD video copyright protection. IEEE Signal Process. Mag. , 5 , 47 - 57
    36. 36)
      • V.P. Nelson , H.T. Nagle , J.D. Irwin , B.D. Caroll . (1995) Digial logic analysis and design.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20070057
Loading

Related content

content/journals/10.1049/iet-cdt_20070057
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address