VLSI architecture and chip for combined invisible robust and fragile watermarking

VLSI architecture and chip for combined invisible robust and fragile watermarking

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Research in digital watermarking is mature. Several software implementations of watermarking algorithms are described in the literature, but few attempts have been made to describe hardware implementations. The ultimate objective of the research is to develop low-power, high- performance, real-time, reliable and secure watermarking systems, which can be achieved through hardware implementations. The development of a very-large-scale integration architecture for a high-performance watermarking chip is presented which can perform both invisible robust and invisible fragile image watermarking in the spatial domain. The watermarking architecture is prototyped in two ways: (i) by using a Xilinx field-programmable gate array and (ii) by building a custom integrated circuit. This prototype is the first watermarking chip with both invisible robust and invisible fragile watermarking capabilities.


    1. 1)
      • A digital rights management scheme for broadcast video
    2. 2)
      • Video fingerprinting and encryption principles for digital rights management
    3. 3)
      • An overview of multimedia content protection in consumer electronics devices
    4. 4)
      • Kosaraju, N.M., Varanasi, M., Mohanty, S.P.: `A high performance VLSI architecture for advanced encryption standard (AES) algorithm', Proc. 19th IEEE Int. Conf. on VLSI Design, 2006, p. 481–484
    5. 5)
      • Information hiding techniques for steganography and digital watermarking
    6. 6)
      • Mohanty, S.P.: `Digital watamerking of images', 1999, MS, Department of Electrical Engineering, Indian Institute of Science, Bangalore, India
    7. 7)
      • Protecting digital media content
    8. 8)
      • Mintzer, F., Braudaway, G., Yeung, M.: `Effective and ineffective digital watermarks', IEEE Int. Conf. on Image Process. (ICIP-97), 1997, 3, p. 9–12
    9. 9)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `A dual watermarking technique for images', Proc. 7th ACM Int. Multimedia Conf., 1999, 2, p. 49–51
    10. 10)
      • Cox, I.J., Kilian, J., Shamoon, T., Leighton, T.: `Secure spread spectrum watermarking of images, audio and video', Proc. IEEE Int. Conf. on Image Processing, 1996, 3, p. 243–246
    11. 11)
      • Cox, I.J., Kilian, J., Shamoon, T., Leighton, T.: `A secure robust watermarking for multimedia', Proc. 1st Int. Workshop on Information Hiding, 1996, 1174, p. 185–206
    12. 12)
      • Secure spread spectrum watermarking for multimedia
    13. 13)
      • Watermarking cyberspace
    14. 14)
      • Multimedia data embedding and watermarking technologies
    15. 15)
      • Resolving rightful ownerships with invisible watermarking techniques: limitations, attacks and implications
    16. 16)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `A DCT domain visible watermarking technique for images', Proc. IEEE Int. Conf. Multimedia and Expo, 2000, p. 1029–1032
    17. 17)
      • Mohanty, S.P., Ramakrishnan, K.R., Kankanhalli, M.S.: `An adaptive DCT domain visible watermarking technique for protection of publicly available images', Proc. Int. Conf. Multimedia Processing and Systems, 2000, p. 195–198
    18. 18)
      • Digital fragile watermarking scheme for authentication of JPEG images
    19. 19)
      • Information hiding – a survey
    20. 20)
      • Attacks on digital watermarks: classification, estimation-based attacks and benchmarks
    21. 21)
      • Digital watamarking for DVD video copyright protection
    22. 22)
      • A VLSI architecture for visible watermarking in a secure still digital camera (S2DC) design
    23. 23)
      • Hardware implementation perspectives of digital video watermarking algortithms
    24. 24)
      • Implementation of a real-time digital watermarking process for broadcast monitoring on trimedia VLIW processor
    25. 25)
      • Tsai, T.H., Lu, C.Y.: `A systems level design for embedded watermark technique using DSC systems', Proc. IEEE Int. Workshop on Intelligent Signal Processing and Communication Systems, 2001
    26. 26)
      • Garimella, A., Satyanarayan, M.V.V., Kumar, R.S., Murugesh, P.S., Niranjan, U.C.: `VLSI impementation of online digital watermarking techniques with difference encoding for the 8-bit gray scale images', Proc. Int. Conf. VLSI Design, 2003, p. 283–288
    27. 27)
      • Fan, Y.C., Van, L.D., Huang, C.M., Tsao, H.W.: `Hardware-efficient architecture design of wavelet-based adaptive visible watermarking', Proc. 9th IEEE Int. Symp. on Consumer Electronics, 2005, p. 399–403
    28. 28)
      • Pseudorandom sequences and arrays
    29. 29)
      • Cross-correlation of pseudorandom and related sequences
    30. 30)
      • Wolfgang, R.G., Delp, E.J.: `A watermark for digital images', Proc. IEEE Int. Conf. on Image Processing (ICIP), 1996, 3, p. 219–222
    31. 31)
      • Tefas, A., Pitas, I.: `Robust spatial image watermarking using progressive detection', Proc. IEEE Int. on Conf. Acoustics, Speech, and Signal Processing, 2001, p. 1973–1976
    32. 32)
      • Image authentication techniques for surveillance applications
    33. 33)
      • Digial logic analysis and design
    34. 34)
      • Application-specific integrated circuits
    35. 35)
      • Hdl chip design: a practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog
    36. 36)
      • A dual voltage-frequency VLSI chip for image watermarking in DCT domain

Related content

This is a required field
Please enter a valid email address