Functional-oriented mask-based built-in self-test

Functional-oriented mask-based built-in self-test

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Built-in self-test (BIST) is a key design-for-testability technique for digital systems in nanometre technologies. BIST design is usually quite intrusive. In fact, BIST-per-scan or BIST-per-clock schemes require the replacement of all circuit registers by modified flip-flops or registers with extra functionality, which may lead to unacceptable area overhead and, especially, performance degradation. However, for some applications, system performance cannot be compromised by BIST insertion. Moreover, many applications have multiple clock domains and need to be self-tested at speed, during product lifetime. The functional-oriented mask-based BIST is proposed as a minimum impact BIST design methodology. The proposed approach uses testability metrics and circuit functionality to iteratively obtain a BIST solution with the required fault coverage (FC). It can be implemented in multiple clock domain designs and lead to short BIST sessions and a limited impact on system performance. A real world case study, for which system performance is critical, is used to demonstrate that high FC values in a sequential circuit can be achieved, operating at-speed with multiple clock signals, with minimum performance degradation and with lower hardware overhead than the one obtained with a BIST-per-scan solution. The case study is a two-clock domain Sync core for the Synchronisation and Link Board of electromagnetic calorimeter and hadron calorimeter detectors of the CERN compact Muon solenoid experiment.


    1. 1)
      • M.L. Bushnel , V.D. Agrawal . (2000) Essentials of electronic testing for digital memory and mixed-signal VLSI circuits.
    2. 2)
      • C.E. Stroud . (2002) A designer's guide to built-in self-test.
    3. 3)
      • G. Hetherington , T. Fryars , N. Tamarapalli , M. Kassab , A. Hassan , J. Rajski . Logic BIST for large industrial designs: real issues and case studies. Proc. IEEE Int. Test Conf. (ITC) , 358 - 367
    4. 4)
      • H. Vranken , H.-J. Wunderlich . Bit-flipping BIST. Proc. IEEE Int. Conf. Computer-aided Design (ICCAD) , 337 - 343
    5. 5)
      • N.A. Touba , E.J. McCluskey . Altering a pseudo-random bit sequence for scan-based BIST. Proc. IEEE Int. Test Conf. (ITC) , 167 - 175
    6. 6)
      • M.B. Santos , F.M. Gonçalves , I.C. Teixeira , J.P. Teixeira . RTL-based functional test generation for high defects coverage in digital systems. JETTA , 311 - 319
    7. 7)
      • M.B. Santos , J.M. Fernandes , I.C. Teixeira , J.P. Teixeira . RTL test pattern generation for high quality loosely deterministic BIST. Proc. of the Design Automation and Test in Europe Conf. (DATE) , 994 - 999
    8. 8)
      • Santos, M.B., Gonçalves, F.M., Teixeira, I.C., Teixeira, J.P.: `Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level', Proc. Int. Test Conf. (ITC), 2001, p. 377–385.
    9. 9)
      • Santos, M.B., Teixeira, I.C., Teixeira, J.P., Manich, S., Rodriguez, R., Figueras, J.: `RT-level preparation of high-quality/low energy/low-power BIST', Proc. Int. Test Conf. (ITC), 2002, p. 814–823.
    10. 10)
      • Fernandes, J.M., Santos, M.B., Oliveira, A., Teixeira, J.P.: `A probabilistic method for the computation of testability of rtl constructs', Proc. of the Design Automation and Test in Europe (DATE) Conf., 2004, p. 176–181.
    11. 11)
      • M.B. Santos , J.P. Teixeira . (2005) Functional m-BIST: the synchronization circuit case study, Proc. of the 20th Conf. on Design of Circuits and Integrated Systems (DCIS).
    12. 12)
      • MC8051 IP Core – Synthesizable VHDL Microcontroller IP-Core, Oregano Systems, 2002.
    13. 13)
      • S. Davidson . ITC'99 Benchmark Circuits - Preliminary Results. Proc. IEEE International Test Conf. (ITC)
    14. 14)
      • CMS experiment,, 2006.
    15. 15)
    16. 16)
      • B. Konemann , J. Mucha , G. Zwiehoff . Built-in logic block observation techniques. Proc. IEEE Int. Test Conf. (ITC) , 37 - 41
    17. 17)
      • S. Cataldo , S. Chiusano , P. Prinetto . Optimal hardware pattern generation for functional BIST. Proc. on Design, Automation and Test in Europe (DATE)
    18. 18)
      • P. Parvathala , K. Maneparambil , W. Lindsay . FRITS - a microprocessor functional BIST method. Proc. Int. Test Conf. , 590 - 598
    19. 19)
      • S. Tasiran , F. Fallah , D. Chinnery , S. Weber , K. Keutzer . A functional validation technique: biased-random simulation guided by observability-based coverage. Proc. 2001 IEEE Int. Conf. on Computer Design: VLSI in Computers & Processors (ICCD) , 82 - 88
    20. 20)
      • S. Manich , L. Garcia , J. Figueras . Arithmetic test pattern generators: a bit level formulation of the optimization problem. 20th Conf. on design of circuits and integrated systems (DCIS) , 33 - 33
    21. 21)
      • N. Almeida , J.C. da Silva , R. Alemany , J. Varela . Calorimeter trigger synchronization in CMS, implementation and test system. 9th Workshop on Electronics for LHC Experiments

Related content

This is a required field
Please enter a valid email address