http://iet.metastore.ingenta.com
1887

Charge-based testing BIST for embedded memories

Charge-based testing BIST for embedded memories

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A BIST architecture is presented to perform charge-based testing (BIST-CBT) on embedded memories where direct access to I/Os is limited. The proposed architecture includes a charge monitor, a functional test algorithm generator (that applies a standard March B algorithm) and output processing circuitry. The method is based on a charge correlation technique validated experimentally on previous works for submicron SRAMs. The testing methodology implementation has two phases: a short pre-characterisation phase performed during manufacturing test to ensure process-variation immunity, and the actual BIST-CBT. Data from the first phase are processed and loaded in the BIST circuitry registers. The proposed embedded BIST circuitry provides a digital output pass/fail flag that signals the result of the functional and BIST charge analysis (both based on the same March algorithms). To demonstrate the viability of the proposed architecture, a prototype is designed that has been implemented in two parts: the charge monitor is the core of the BIST circuitry, and has been developed in 120 nm CMOS technology, whereas the digital processing circuitry has been implemented on a FPGA device.

References

    1. 1)
      • Hamdioui, S., Gaydadjiev, G., van de Goor, Ad J.: `The state-of-art and future trends in testing embedded memories', Int. Workshop Memory Technology, Design and Test, 2004.
    2. 2)
      • S. Shoukourian , V. Vardanian , Y. Zorian . SoC yield optimization via an embedded-memory test and repair infrastructure. IEEE Design Test Comput. , 3 , 200 - 207
    3. 3)
      • Chehab, A., Makki, R., Spica, M., Wu, D.: `IDDT test methodologies for very deep sub-micron CMOS circuits', IEEE Int. workshop of Electronic Design, Test and Applications, 2002.
    4. 4)
      • Kruseman, B., Janssen, P., Zieren, V.: `Transient current testing of 0.25 um CMOS devices', IEEE Int. Test Conf., 1999, p. 47–56.
    5. 5)
      • Germida, A., Yan, Z., Plusquellic, J.F., Muradali, F.: `Defect detection using power supply transient signal analysis', IEEE Int. Test Conf., 1999, p. 67–76.
    6. 6)
      • S. Bhunia , K. Roy . A novel wavelet transform-based transient current analysis for fault detection and localization. IEEE Trans. Very Large Scale integr. VLSI Syst. , 4 , 503 - 507
    7. 7)
      • Beasley, J.S., Righter, A.W., Apodaca, C.J., Pour-Moxafari, S., Huggett, D.: `Idd pulse response testing applied to complex CMOS ICs', IEEE Int. Test Conf., 1997, p. 32–39.
    8. 8)
      • Rius, J., Figueras, J.: `Exploring the combination of IDDQ and Idd(t) testing: energy testing', Design Automation and Test in Europe Conf., 1999, p. 543–548.
    9. 9)
      • W. Jiang , B. Vinnakota . Statistical threshold formulation for dynamic Idd Test. IEEE Trans. Comput. Aided Des. Integr. Circuits and Syst. , 6 , 694 - 705
    10. 10)
      • Alorda, B., Rosales, M., Soden, J., Hawkins, C., Segura, J.: `Charge based transient current testing (CBT) for submicron CMOS SRAMs', IEEE Int. Test Conf., 2002, p. 947–953.
    11. 11)
      • Alorda, B., Bloechel, B., Keshavarzi, A., Segura, J.: `CHARDIN: An Off-chip transient current monitor with digital interface for production testing', IEEE Int. Test Conf., 2003, p. 719–726.
    12. 12)
      • B. Alorda , V. Canals , J. Segura . A Two-level power-grid model for transient current testing evaluation. J. Electron. Test. Theory Appl. , 543 - 552
    13. 13)
      • Van de, Goor, A.J.: `Using march tests to test SRAMs', IEEE Design and Test of computers, March 1993, p. 8–14.
    14. 14)
      • De Paúl, I., Rosales, M., Alorda, B., Segura, J., Hawkins, C., Soden, J.: `Defect oriented faults diagnosis for semiconductors memories using charge analysis: theory and experiments', IEEE VLSI Testing Symp., 2001.
    15. 15)
      • Alorda, B., Ivanov, A., Segura, J.: `An off-chip sensor circuit for on-line transient current testing', IEEE Int. On-Line Testing Symp., 2002, IOLTS.
    16. 16)
      • Alorda, B., Canals, V., de Paul, I., Segura, J.: `A BIST-based charge analysis for embedded memories', IEEE Int. On-Line Testing Symp., 2004, IOLTS.
    17. 17)
      • Alorda, B., Segura, J.: `A charge based testing BIST for embedded memories', Design of Circuits and Integrated Systems Conf., 2005, DCIS.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20060058
Loading

Related content

content/journals/10.1049/iet-cdt_20060058
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address