Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Heterogeneity aware power abstractions for dynamic power dominated FinFET-based microprocessors

Heterogeneity aware power abstractions for dynamic power dominated FinFET-based microprocessors

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In dynamic power dominated FinFET-based microprocessors, there is significant heterogeneity in the chip power profile induced due to various factors. The workloads the microprocessors operate on are inherently heterogeneous in their switching characteristics. There is also variation in power across the chip, even within the IP block for a given workload. The aim is to provide a comprehensive industry perspective on analysing and mitigating the problems and challenges posed by this heterogeneity in dynamic power signatures in the design of next generation 14 nm FinFET-based microprocessors like IBM POWER9. This broader view of design principles from a modern-day microprocessor like POWER9 is useful for the adoption of the techniques presented and further fuel-related research in the area of dynamic power management of FinFET-based microprocessor designs. Additional focus in the context of clock-gating techniques and other use cases is also placed. New approaches for heterogeneity-aware per clock-gating domain parameterised power abstractions for enabling rapid hierarchical chip power analysis are presented.

References

    1. 1)
      • 2. ‘Liberty Reference Manual’, https://people.eecs.berkeley.edu/~alanmi/publications/other/liberty07_03.pdf, accessed 18 June 2019.
    2. 2)
      • 4. ‘IEEE Approved Draft Standard for Power Modeling to Enable System Level Analysis’, https://standards.ieee.org/content/ieee-standards/en/standard/2416-2019.html, accessed 18 June 2019.
    3. 3)
      • 21. Bogliolo, A., Corgnati, R., Macii, E., et al: ‘Parameterized RTL power models for soft macros’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2001, 9, (6), pp. 880887.
    4. 4)
      • 6. Ioannis, S., et al: ‘Putting On the dynamic power glasses: A FinFET-aware approach for early realistic block activity analysis and exploration’. Proc. of the 53rd annual Design Automation Conf., Austin, TX, USA, 2016.
    5. 5)
      • 8. Arimilli, L.B., et al: ‘IBM POWER9 processor and system features for computing in the cognitive era’, IBM J. Res. Dev., 2018, 62, (4/5), pp. 1:11:11.
    6. 6)
      • 12. Warnock, J., Curran, B., Badar, J., et al: ‘22 nm next-generation IBM system z microprocessor’. 2015 IEEE Int. Solid-State Circuits Conf. – (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 13.
    7. 7)
      • 18. Joseph, A.: ‘FVCAG: A framework for formal verification driven power modeling and verification’. 2016 ACM Int. Symp. on Low Power Electronics and Design (ISLPED), San Francisco, CA, 2016, pp. 260265.
    8. 8)
      • 15. Arbel, E., Eisner, C., Rokhlenko, O., et al: ‘Resurrecting infeasible clock-gating functions’. 2009 46th ACM/IEEE Design Automation Conf., San Francisco, CA, 2009, pp. 160165.
    9. 9)
      • 14. Jacobson, H., et al: ‘Stretching the limits of clock-gating efficiency in server-class processors’. 11th Int. Symp. on High-Performance Computer Architecture, San Francisco, CA, USA, 2005, pp. 238242.
    10. 10)
      • 20. Qiu, Q., et al: ‘Cycle-accurate macro-models for RT-level power analysis’. Proc. of 1997 Int. Symp. on Low Power Electronics and Design, Monterey, CA, USA, 1997, pp. 125130.
    11. 11)
      • 16. Rachamalla, S., Joseph, A., Rao, R., et al: ‘Virtual logic netlist: enabling efficient RTL analysis’. Sixteenth Int. Symp. on Quality Electronic Design, Santa Clara, CA, 2015, pp. 571576.
    12. 12)
      • 11. Warnock, J., Chan, Y., Harrer, H., et al: ‘Circuit and physical design of the zEnterprise™ EC12 microprocessor chips and multi-chip module’, IEEE J. Solid-State Circuits, 2014, 49, (1), pp. 918.
    13. 13)
      • 17. Nalla, P.K., et al: ‘A formal method to uncover sequential redundancy in an industrial context’. 29th Int. Conf. on VLSI Design 2016, Kolkata, West Bengal, India, 4–8 January 2016.
    14. 14)
      • 13. Oklobdzija, V.G.: ‘Digital system clocking: high-performance and low-power aspects’ (Wiley, New York, NY, USA, 2003).
    15. 15)
      • 24. Joseph, A., Rachamalla, S., Reddy, S., et al: ‘Heterogeneity aware power abstraction for hierarchical power analysis’. 2018 32nd Int. Conf. on VLSI Design, New Delhi, 2019.
    16. 16)
      • 7. Fluhr, E.J., Rao, R.M., Smith, H., et al: ‘IBM POWER9 circuit design and energy optimization for 14-nm technology’, IBM J. Res. Dev., 2018, 62, (4/5), pp. 4:14:11.
    17. 17)
      • 23. Joseph, A., Dhanwada, N., Rachamalla, S., et al: ‘Efficient techniques for per clock gating domain contributor based power abstraction of IP blocks for hierarchical power analysis’. Proc. of the 53rd annual Design Automation Conf., Austin, TX, USA, 2016.
    18. 18)
      • 1. Stuecheli, J., Starke, W.: ‘The IBM POWER9 scale up processor’. Hot Chips: A Symp. on High Performance Chips (HCS), Cupertino, CA, USA, 2018.
    19. 19)
      • 19. Chen, Z., Roy, K.: ‘A power macro modeling technique based on power sensitivity’. DAC ‘98 Proc. of the 35th annual Design Automation Conf., San Francisco, CA, USA, 1998, pp. 678683.
    20. 20)
      • 5. Jacobson, H., Joseph, A., Parikh, D., et al: ‘Empirically derived abstractions in uncore power modeling for a server-class processor chip’. 2014 IEEE/ACM Int. Symp. on Low Power Electronics and Design (ISLPED), La Jolla, CA, 2014, pp. 147152.
    21. 21)
      • 9. Joseph, A., Rachamalla, S., Rao, R.M., et al: ‘Techniques for efficient RTL clock and memory gating takedown of next generation microprocessor designs’. Proc. of the 54th annual Design Automation Conf., Austin, TX, USA, 2017.
    22. 22)
      • 10. Joseph, A., Madhusoodanan, A., Rachamalla, S., et al: ‘Efficiently capturing heterogeneity in self heating analysis of next generation high-performance microprocessor designs’. Proc. of the 55th annual Design Automation Conf., San Francisco, CA, USA, 2018.
    23. 23)
      • 3. Dhanwada, N., Hathaway, N., Zyuban, V., et al: ‘Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis’. 2013 IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD), San Jose, CA, 2013, pp. 458465.
    24. 24)
      • 25. Sadasivam, S.K., Thompto, B.W., Kalla, R., et al: ‘IBM power9 processor architecture’, IEEE Micro, 2017, 37, (2), pp. 4051.
    25. 25)
      • 22. Gupta, S., Najm, F.N.: ‘Power modeling for high-level power estimation’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2000, 8, (1), pp. 1829.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2019.0031
Loading

Related content

content/journals/10.1049/iet-cdt.2019.0031
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address