http://iet.metastore.ingenta.com
1887

Scheme for periodical concurrent fault detection in parallel CRC circuits

Scheme for periodical concurrent fault detection in parallel CRC circuits

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

As technology scales down, circuits are more prone to incur in faults and fault detection is necessary to ensure the system reliability. However, fault-detection circuits are also vulnerable to stuck-at faults due to, for example, manufacturing defects or ageing; a fault can cause an incorrect output in the fault-detection scheme; so concurrent fault detection is, therefore, needed. Cyclic redundancy checks (CRCs) are widely used to detect errors in many applications, for example, they are used in communication to detect errors on transmitted frames. In this study, an efficient method to implement concurrent fault detection for parallel CRC computation is proposed. The scheme relies on using a serial CRC computation circuit that is used to periodically check the results obtained from the main module to detect the faults. This introduces a lower circuit overhead than existing schemes. All CRC encoders and decoders that implement the CRC computation in parallel can employ the proposed scheme to detect faults.

References

    1. 1)
      • 1. Lin, S., Costello, D.J.: ‘Error control coding’ (Pearson Education Press, USA, 2004, 2nd edn.).
    2. 2)
      • 2. Sze, H.Y.: ‘Circuit and method for rapid checking of error correction codes using cyclic redundancy check’. U.S. Patent 6,092,231, 18 July 2000.
    3. 3)
      • 3. Koopman, P.: ‘32 b cyclic redundancy codes for Internet applications’. Proc. 2002 Int. Conf. Dependable Systems and Networks, Washington, D.C., USA, 2002, pp. 459472.
    4. 4)
      • 4. Kennedy, C.E.: ‘High performance hardware and software implementations of the cyclic redundancy check computation’. PhD thesis, University of Western Ontario, Canada, 2009.
    5. 5)
      • 5. Campobello, G., Patane, G., Russo, M.: ‘Parallel CRC realization’, IEEE Trans. Comput., 2003, 52, (10), pp. 13121319.
    6. 6)
      • 6. Cheng, C., Parhi, K.K.: ‘High-speed parallel CRC implementation based on unfolding, pipelining and retiming’, IEEE Trans. Circuits Syst. II, Express Briefs, 2006, 53, (10), pp. 10171021.
    7. 7)
      • 7. Ayinala, M., Parhi, K.K.: ‘High-speed parallel architectures for linear feedback shift registers’, IEEE Trans. Signal Process., 2011, 59, (9), pp. 44594469.
    8. 8)
      • 8. ANSI/IEEE Std. 802.3: ‘Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specification’, 2005.
    9. 9)
      • 9. ANSI/IEEE Std. 802.11: ‘Wireless LAN Medium access control (MAC) and physical layer (PHY) specifications’, 1999.
    10. 10)
      • 10. ANSI/IEEE Std. 802.16: ‘Air interface for fixed and mobile broadband wireless access systems’, 2004.
    11. 11)
      • 11. Geran, A.A.K., Reyhani-Masoleh’, A.: ‘A CRC-based concurrent fault-detection architecture for Galois/counter mode (GCM)’. IEEE 23nd Symp. Computer Arithmetic (ARITH), Santa Clara, CA, USA, 2016, pp. 2431.
    12. 12)
      • 12. Johnson, B.W.: ‘Design and analysis of fault-tolerant digital systems’ (Addison-Wesley Publishing Company, USA, 1989).
    13. 13)
      • 13. ISO 26262-1: ‘Road vehicles – functional safety’, 2018.
    14. 14)
      • 14. Avizienis, A., Kelly, J.P.J.: ‘Fault tolerance by design diversity: concepts and experiments’, IEEE Comput. Soc., 1984, 17, (8), pp. 6780.
    15. 15)
      • 15. Drineas, P., Makris, Y.: ‘Concurrent fault detection in random combinational logic’. Fourth Int. Symp. Quality Electronic Design, San Jose, CA, USA, 2003, pp. 425430.
    16. 16)
      • 16. Cardarilli, G.C., Pontarelli, S., Re, M., et al: ‘Concurrent error detection in Reed–Solomon encoders and decoders’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2007, 15, (7), pp. 842846.
    17. 17)
      • 17. Reviriego, P., Pontarelli, S., Maestro, J.A.: ‘Concurrent error detection for orthogonal Latin squares encoders and syndrome computation’, IEEE Trans. Very Large Scale Integr. Syst., 2013, 21, (12), pp. 23342338.
    18. 18)
      • 18. Liu, S., Reviriego, P., Maestro, J.A., et al: ‘Fault-tolerant encoders for single error correction and double adjacent error correction codes’, Microelectron. Reliab., 2018, 81, pp. 167173.
    19. 19)
      • 19. Gangopadhyay, D., Reyhani-Masoleh, A.: ‘Multiple-bit parity-based concurrent fault-detection architecture for parallel CRC computation’, IEEE Trans. Comput., 2016, 65, (7), pp. 21432157.
    20. 20)
      • 20. Pei, T.B., Zukowski, C.: ‘High-speed parallel CRC circuits in VLSI’, IEEE Trans. Commun., 1992, 40, (4), pp. 653657.
    21. 21)
      • 21. Kennedy, C., Reyhani-Masoleh, A.: ‘High-speed parallel CRC circuits’. 2008 42nd Asilomar Conf. Signals, Systems and Computers, Pacific Grove, CA, USA, 2008, pp. 18231829.
    22. 22)
      • 22. Moon, J., Park, J., Lee, J.: ‘Cyclic redundancy check code-based high-rate error-detection code for perpendicular recording’, IEEE Trans. Magn., 2006, 42, (5), pp. 16261628.
    23. 23)
      • 23. Mentor, a Siemens Business. Available at https://www.mentor.com/, accessed May 2019.
    24. 24)
      • 24. Clark, L.T., Vashishtha, V., Shifren, L., et al: ‘ASAP7: a 7 nm FinFET predictive process design kit’, Microelectron. J., 2016, 53, pp. 105115.
    25. 25)
      • 25. Synopsys, Inc., Available at https://www.synopsys.com/, accessed May 2019.
    26. 26)
      • 26. Reviriego, P., Sánchez-Macián, A., Maestro, J.A., et al: ‘Increasing the MTU size for energy efficiency in Ethernet’. Proc. 21st IET Irish Signals and Systems Conf. (ISSC'10), Cork (Ireland), 22–24 June 2010.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2018.5183
Loading

Related content

content/journals/10.1049/iet-cdt.2018.5183
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address