Your browser does not support JavaScript!

Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method

Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This paper proposes an extended two-dimensional mesh Network-on-Chip architecture for region-based fault tolerant routing methods. The proposed architecture has an additional track of links and switches at the four sides of a mesh network so that it can partially reconfigure the network around faulty regions to provide new detour paths. This allows to simplify the complex routing rules of the existing fault-tolerant routing methods and avoid long detour routing paths. Modified routing method is also proposed for the new architecture and the deadlock freeness is proved. Simulation results show that the proposed architecture with the modified routing method reduces the average communication latency by about 39% compared to the existing state-of-the-art method at the expense of low hardware overhead.


    1. 1)
      • 22. Dally, W.J., Towles, B.: ‘Principles and practices of interconnection networks’ (Morgan Kaufman Publishers, San Francisco, CA, USA, 2004).
    2. 2)
      • 16. Zhao, H., Bagherzadeh, N., Wu, J.: ‘A general fault-tolerant minimal routing for mesh architectures’, IEEE Trans. Comput., 2017, 66, (7), pp. 12401246.
    3. 3)
      • 18. Moscibroda, T., Mutlu, O.: ‘A case for bufferless routing in on-chip networks’. 36th annual int. symp. on Computer architecture, New York, USA, June 2009, pp. 196207.
    4. 4)
      • 2. Charasani, S., Boppana, R.V.: ‘Communication in multicomputers with nonconvex faults’, IEEE Trans. Comput., 1997, 46, (5), pp. 616622.
    5. 5)
      • 20. Holsmark, R., Kumar, S.: ‘Corrections to chen and chiu's fault tolerant routing algorithm’, J. Inf. Sci. Eng., 2007, 23, (6), pp. 16491662.
    6. 6)
      • 8. Chiu, G.M.: ‘The odd-even turn model for adaptive routing’, IEEE Trans. Parallel Distrib. Syst., 2000, 11, (7), pp. 729738.
    7. 7)
      • 3. Lee, D., Parikh, R., Bertacco, V.: ‘Highly fault-tolerant NoC routing with application-aware congestion management’. Proc. of the 9th Int. Symp. on Networks-on-Chip, Vancouver, Canada, September 2015, pp. 18.
    8. 8)
      • 21. Fukushima, Y., Fukushi, M., Yairi, I.E.: ‘A region-based fault-tolerant routing algorithm for 2D irregular mesh network-on-chip’, J. Electron. Test., 2013, 29, (3), pp. 415429.
    9. 9)
      • 12. Sinha, D., Roy, A., Kumar, K.V., et al: ‘Dn-FTR: fault-tolerant routing algorithm for mesh based network-on-chip’. 4th Int. Conf. on Recent Advances in Information Technology (RAIT), Dhanbad, India, March 2018, pp. 15.
    10. 10)
      • 15. Liu, J., Harkin, J., Li, Y., et al: ‘Fault-tolerant networks-on-chip routing with coarse and fine-grained look-ahead’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2016, 35, (2), pp. 260273.
    11. 11)
      • 10. Wu, J.: ‘A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model’, IEEE Trans. Comput., 2003, 52, (9), pp. 11541169.
    12. 12)
      • 9. Mejia, A., Flich, J., Duato, J., et al: ‘Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori’. Proc. of the 40th Int. Parallel and Distributed Processing Symp., Rhodes Island, Greece, April 2006, pp. 8493.
    13. 13)
      • 6. Chen, Y.Y., Chang, E.J., Hsin, H.K., et al: ‘Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems’, IEEE Trans. Parallel Distrib. Syst., 2017, 28, (3), pp. 838849.
    14. 14)
      • 11. Janfaza, V., Baharlouei, E.: ‘A new fault-tolerant deadlock-free fully adaptive routing in NOC’. IEEE East-West Design & Test Symp. (EWDTS), Novi Sad, Sebia, September 2017, pp. 16.
    15. 15)
      • 1. Nurmi, J., Tenhunen, H., Isoaho, J., et al: ‘Interconnect-centric design for advanced SoC and NoC’ (Springer, Berlin, 2004).
    16. 16)
      • 14. Hsin, H.K., Chang, E.J., Lin, C.A., et al: ‘Ant colony optimization-based fault-aware routing in mesh-based network-on-chip systems’, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2014, 33, (11), pp. 16931705.
    17. 17)
      • 24. Avramenko, S., Azad, S.P., Esposito, S., et al: ‘Qosinnoc: analysis of QoS-aware NoC architectures for mixed-criticality applications’. IEEE 21st Int. Symp. on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Budapest, Hungary, April 2018, pp. 6772.
    18. 18)
      • 17. Mota, R.G., Silveira, J., Silveira, J., et al: ‘Efficient routing table minimization for fault-tolerant irregular network-on-chip’. IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS), Monte Carlo, Monaco, December 2016, pp. 632635.
    19. 19)
      • 19. Yao, Z., Sui, X., Xu, T., et al: ‘QBLESS: a case for QoS-aware bufferless NoCs’. IEEE 22nd Int. Symp. of Quality of Service (IWQoS), Hong Kong, China, May 2014, pp. 9398.
    20. 20)
      • 7. Glass, C.J, Ni, L.M.: ‘Fault-tolerant wormhole routing in meshes without virtual channels’, IEEE Trans. Parallel Distrib. Syst., 1996, 7, (6), pp. 620636.
    21. 21)
      • 13. Chen, K.H., Chiu, G.M.: ‘Fault-tolerant routing algorithm for meshes without using virtual channels’, J. Inf. Sci. Eng., 1998, 14, (4), pp. 765783.
    22. 22)
      • 5. Glass, C.J., Ni, L.M.: ‘The turn model for adaptive routing’, J. ACM, 1994, 41, (5), pp. 874902.
    23. 23)
      • 23. Ruaro, M., Carara, E.A., Moraes, F.G.: ‘Runtime adaptive circuit switching and flow priority in NoC-based MPSoCs’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2015, 23, (6), pp. 10771088.
    24. 24)
      • 4. Tasi, W.C., Chu, K.C., Hu, Y.H., et al: ‘Non-minimal,turn-model based NoC routing’, Microprocess. Microsyst., 2013, 37, (8), pp. 899914.

Related content

This is a required field
Please enter a valid email address