Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

In this study, the authors have evaluated the overhead and the tradeoffs of a set of components usually included in a system with run-time partial reconfiguration implemented on a Xilinx Virtex-5. The authors’ analysis shows the benefits of including a scratchpad memory inside the reconfiguration controller in order to improve the efficiency of the reconfiguration process. They have designed a simple controller for this scratchpad that includes support for prefetching and caching in order to further reduce both the energy and latency overhead.

http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2016.0095
Loading

Related content

content/journals/10.1049/iet-cdt.2016.0095
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address