Low-cost security aware HLS methodology

Low-cost security aware HLS methodology

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Owing to massive complexity of modern digital integrated circuits (ICs) disabling complete in-house development, globalisation of the design process establishes itself as an inevitable solution for faster and efficient design. However, globalisation incurs importing intellectual property (IP) cores from various third party vendors, rendering an IP susceptible to hardware threats. To provide trust and security in digital ICs within user constraints, design of a low-cost optimised dual modular redundant, through Trojan secured high-level synthesis (HLS) methodology, is crucial. This study presents exploration of a low-cost optimised HLS solution capable of handling hardware Trojan (providing security) that alters computational output. The key contributions of the study are as: (i) novel low-cost security-aware HLS approach; (ii) novel encoding for representing bacterium in the design space (comprising of candidate datapath resource configuration and vendor allocation information for Trojan secured solution); and (iii) novel exploration process of an efficient vendor allocation procedure that assists in yielding a low-cost Trojan secured schedule. Experimental results indicate significant reduction in the cost of security-aware HLS solution (82.4%) through the proposed approach compared with a recent approach.


    1. 1)
      • 1. Karri, R., Rajendran, J., Rosenfeld, K., et al: ‘Trustworthy hardware: identifying and classifying hardware Trojans’, Computer, 2010, 43, (10), pp. 3946.
    2. 2)
      • 2. Banga, M., Hsiao, M.: ‘A novel sustained vector technique for the detection of hardware Trojans’. Proc. of the 22nd VLSI Design Conf., 2009, pp. 327332.
    3. 3)
      • 3. Zhang, X., Tehranipoor, M.: ‘Case study: detecting hardware Trojans in third-party digital IP cores’. Proc. of the IEEE Symp. on Hardware-Oriented Security and Trust (HOST), 2011, pp. 6770.
    4. 4)
      • 4. Rajendran, J., Zhang, H., Sinanoglu, O., et al: ‘High-level synthesis for security and trust’. Proc. of the IEEE 19th Int. On-Line Testing Symp. (IOLTS), 2013, pp. 232233.
    5. 5)
      • 5. Jin, Y., Makris, Y.: ‘Hardware Trojan detection using path delay fingerprint’. Proc. of the IEEE Symp. on Hardware-Oriented Security and Trust, 2008, pp. 5157.
    6. 6)
      • 6. Agrawal, D., Baktir, S., Karakoyunlu, D., et al: ‘Trojan detection using IC fingerprinting’. Proc. of the IEEE Symp. on Security and Privacy, 2007, pp. 296310.
    7. 7)
      • 7. Cui, X., Ma, K., Shi, L., et al: ‘High-level synthesis for run-time hardware Trojan detection and recovery’. Proc. of the 51st ACM/IEEE on Design Automation Conf. (DAC), 2014, pp. 16.
    8. 8)
      • 8. Wang, X., Salmani, H., Tehranipoor, M., et al: ‘Hardware Trojan detection and isolation using current integration and localized current analysis’. Proc. of the IEEE Int. Symp. on Defect and Fault Tolerance of VLSI Systems (DFTVS), 2008, pp. 8795.
    9. 9)
      • 9. Narasimhan, S., Du, D., Chakraborty, R., et al: ‘Multiple-parameter side-channel analysis: a non-invasive hardware Trojan detection approach’. Proc. of the IEEE Symp. on HOST, 2010, pp. 1318.
    10. 10)
      • 10. Saha, S., Chakraborty, R.S., Nuthakki, S.S., et al: ‘Cryptographic hardware and embedded systems – CHES 2015’. Proc. 17th Int. Workshop, Saint-Malo, France, 13–16 September 2015, Berlin, Heidelberg, 2015, pp. 577596, ch. Improved test pattern generation for hardware Trojan detection using genetic algorithm and Boolean satisfiability.
    11. 11)
      • 11. Ali, S.S., Chakraborty, R.S., Mukhopadhyay, D., et al: ‘Multi-level attacks: an emerging security concern for cryptographic hardware’. Design, Automation Test in Europe, March 2011, pp. 14.
    12. 12)
      • 12. Lin, L., Burleson, W., Paar, C.: ‘MOLES: malicious off-chip leakage enabled by side-channels’. IEEE/ACM Int. Conf. on Computer-Aided Design – Digest of Technical Papers, November 2009, pp. 117122.
    13. 13)
      • 13. Schafer, B., Wakabayashi, K.: ‘Design space exploration acceleration through operation clustering’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2010, 29, (1), pp. 153157.
    14. 14)
      • 14. Xydis, S., Pekmestzi, K., Soudris, D., et al: ‘Compiler-in-the-loop exploration during datapath synthesis for higher quality delay-area trade-offs’, ACM Trans. Des. Autom. Electron. Syst., 2013, 18, (1), pp. 11:111:35.
    15. 15)
      • 15. Gupta, S., Savoiu, N., Dutt, N., et al: ‘Using global code motions to improve the quality of results for high-level synthesis’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2004, 23, (2), pp. 302312.
    16. 16)
      • 16. Xydis, S., Palermo, G., Zaccaria, V., et al: ‘SPIRIT: spectral-aware Pareto iterative refinement optimization for supervised high-level synthesis’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2015, 34, (1), pp. 155159.
    17. 17)
      • 17. Liu, H.-Y., Carloni, L.: ‘On learning-based methods for design-space exploration with high-level synthesis’. Proc. of the 50th ACM/IEEE DAC, 2013, pp. 17.
    18. 18)
      • 18. Schafer, B.: ‘Hierarchical high-level synthesis design space exploration with incremental exploration support’, IEEE Embedded Syst. Lett., 2015, 7, (2), pp. 5154.
    19. 19)
      • 19. Krishnan, V., Katkoori, S.: ‘A genetic algorithm for the design space exploration of datapaths during high-level synthesis’, IEEE Trans. Evol. Comput., 2006, 10, (3), pp. 213229.
    20. 20)
      • 20. Mohanty, S.P., Ranganathan, N., Krishna, V.: ‘Datapath scheduling using dynamic frequency clocking’. Proc. of the IEEE Computer Society Annual Symp. on VLSI, 2002, pp. 5863.
    21. 21)
      • 21. Coussy, P., Gajski, D., Meredith, M., et al: ‘An introduction to high-level synthesis’, IEEE Des. Test Comput., 2009, 26, (4), pp. 817.
    22. 22)
      • 22. Mohanty, S.P.: ‘Nanoelectronic mixed-signal system design’ (McGraw-Hill Education, USA, 2015).
    23. 23)
      • 23. Mohanty, S.P., Ranganathan, N., Chappidi, S.K.: ‘Peak power minimization through datapath scheduling’. Proc. of the IEEE Computer Society Annual Symp. on VLSI, 2003, pp. 121126.
    24. 24)
      • 24. Bhadauria, S., Sengupta, A.: ‘Adaptive bacterial foraging driven datapath optimization: exploring power-performance tradeoff in high level synthesis’, Appl. Math. Comput., 2015, 269, pp. 265278.
    25. 25)
      • 25. Micheli, G.D.: ‘Synthesis and optimization of digital circuits’ (McGraw-Hill Higher Education, USA, 1994, 1st edn.).
    26. 26)
      • 26. Ferrandi, F., Lanzi, P.L., Loiacono, D., et al: ‘A multi-objective genetic algorithm for design space exploration in high-level synthesis’. Proc. on IEEE Computer Society Annual Symp. on VLSI (ISVLSI), 2008, pp. 417422.
    27. 27)
      • 27. Zeng, Z., Sedaghat, R., Sengupta, A.: ‘A framework for fast design space exploration using fuzzy search for VLSI computing architectures’. Proc. of the IEEE Int. Symp. on Circuits and Systems (ISCAS), 2010, pp. 31763179.
    28. 28)
      • 28. Ram, D.S.H., Bhuvaneswari, M.C., Prabhu, S.S.: ‘A novel framework for applying multiobjective GA and PSO based approaches for simultaneous area, delay, and power optimization in high level synthesis of datapaths’. VLSI Design, 2012, vol. 2012.
    29. 29)
      • 29. Gallagher, J., Vigraham, S., Kramer, G.: ‘A family of compact genetic algorithms for intrinsic evolvable hardware’, IEEE Trans. Evol. Comput., 2004, 8, (2), pp. 111126.
    30. 30)
      • 30. Reynders, N., Dehaene, W.: ‘A 190 mV supply, 10 MHz, 90 nm CMOS, pipelined sub-threshold adder using variation resilient circuit techniques’. Proc. of the IEEE Asian Solid State Circuits Conf. (A-SSCC), 2011, pp. 113116.
    31. 31)
      • 31. Crop, J., Fairbanks, S., Pawlowski, R., et al: ‘150 mV sub-threshold asynchronous multiplier for low-power sensor applications’. Proc. of the Int. Symp. on VLSI Design Automation and Test (VLSI-DAT), 2010, pp. 254257.
    32. 32)
      • 32. Kumar, A.K., Somasundareswari, D., Duraisamy, V., et al: ‘Low power multiplier design using complementary pass-transistor asynchronous adiabatic logic’, Int. J. Comput. Sci. Eng., 2010, 2, (7), pp. 22912297.
    33. 33)
      • 33. Gajski, D.D., Dutt, N.D., Wu, A.C.-H., et al: ‘High-level synthesis: introduction to chip and system design’ (Kluwer Academic Publishers, USA, 1992).
    34. 34)
      • 34. Passino, K.: ‘Biomimicry of bacterial foraging for distributed optimization and control’, IEEE Control Syst., 2002, 22, (3), pp. 5267.
    35. 35)
      • 35. Liu, Y., Passino, K.: ‘Biomimicry of social foraging bacteria for distributed optimization: models, principles, and emergent behaviors’, J. Optim. Theory Appl., 2002, 115, (3), pp. 603628.
    36. 36)
      • 36. Deb, K.: ‘Multi-objective optimization using evolutionary algorithms’ (John Wiley & Sons, Inc., USA, 2001).
    37. 37)
      • 37. Mohanty, S.P., Ranganathan, N., Kougianos, E., et al: ‘Low-power high-level synthesis for nanoscale CMOS circuits’ (Springer Science & Business Media, USA, 2008).
    38. 38)
      • 38. Sengupta, A., Sedaghat, R., Zeng, Z.: ‘A high level synthesis design flow with a novel approach for efficient design space exploration in case of multi-parametric optimization objective’, Microelectron. Reliab., 2010, 50, (3), pp. 424437.
    39. 39)
      • 39. [Online]. Available at
    40. 40)
      • 40. Sengupta, A., Bhadauria, S.: ‘Untrusted third party digital IP cores: power-delay trade-off driven exploration of hardware Trojan secured datapath during high level synthesis’. Proc. of the 25th Great Lakes Symp. on VLSI, 2015, pp. 167172.

Related content

This is a required field
Please enter a valid email address