http://iet.metastore.ingenta.com
1887

Collaborative fuzzy-based partially-throttling dynamic thermal management scheme for three-dimensional networks-on-chip

Collaborative fuzzy-based partially-throttling dynamic thermal management scheme for three-dimensional networks-on-chip

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Three-dimensional networks-on-chip are beneficial for performance improvement, but suffer from severe thermal issues. Dynamic thermal management (DTM) schemes have been proposed to keep the temperature below the thermal limit while improve the system performance. However, existing fully-throttling DTM schemes degrade the network availability and thus decrease the system performance. In this study, a novel collaborative fuzzy-based partially-throttling DTM (CFP-DTM) scheme is developed. Two main components are involved in the CFP-DTM: (i) a fuzzy-based clock gating scheme dynamically adjusting the throttling ratio and throttled nodes (ii) a highly adaptive throttling-aware routing scheme for packets to detour the easily congested channels. Experiments show that, compared with the fully-throttling based vertical throttling scheme, the proposed CFP-DTM can improve the throughput by 27.5% and reduce the thermal control oscillation by 3°C under the maximum system workload.

References

    1. 1)
      • 1. Rahmani, A.M., Vaddina, K.R., Latif, K., et al: ‘Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip’, IET Circuits Devices Syst., 2012, 6, (5), pp. 308321.
    2. 2)
      • 2. Jheng, K.Y., Chao, C.H., Wang, H.Y., et al: ‘Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip’. Int. Symp. on VLSI Design Automation and Test, Hsin Chu, April 2010, pp. 135138.
    3. 3)
      • 3. Pedram, M., Nazarian, S.: ‘Thermal modeling, analysis and management in VLSI circuits: principles and methods’, Proc. IEEE, 2006, 94, (8), pp. 14871501.
    4. 4)
      • 4. Vangal, S.R., Howard, J., Ruhl, G., et al: ‘An 80-tile sub-100-w teraflops processor in 65-nm cmos’, IEEE J. Solid-State Circuits, 2008, 43, (1), pp. 2941.
    5. 5)
      • 5. Dahir, N., Tarawneh, G., Mak, T., et al: ‘Design and implementation of dynamic thermal-adaptive routing strategy for networks-on-chip’. Euromicro Int. Conf. on Parallel, Distributed and Network-Based Processing, Torino, February 2014, pp. 384391.
    6. 6)
      • 6. Sekar, D., King, C., Dang, B., et al: ‘A 3D-IC technology with integrated microchannel cooling’. Int. Interconnect Technology Conf., Burlingame, CA, June 2008, pp. 1315.
    7. 7)
      • 7. Onkaraiah, S., Tan, C.S.: ‘Mitigating heat dissipation and thermo-mechanical stress challenges in 3-D IC using thermal through silicon via (TTSV)’. Electronic Components and Technology Conf., Las Vegas, NV, June 2010, pp. 411416.
    8. 8)
      • 8. Chen, K.C., Chao, C.H., Wu, A.Y.: ‘Thermal-aware 3D network-on-chip (3D NoC) designs: routing algorithms and thermal managements’, IEEE Circuits Syst. Mag., 2015, 15, (4), pp. 4569.
    9. 9)
      • 9. Al-Dujaily, R., Dahir, N., Mak, T., et al: ‘Dynamic programming-based runtime thermal management (DPRTM): an online thermal control strategy for 3D-NoC systems’, ACM Trans. Des. Autom. Electron. Syst., 2013, 19, (1), pp. 992999.
    10. 10)
      • 10. Chao, C.H., Chen, K.C., Wu, A.Y.: ‘Routing-based traffic migration and buffer allocation schemes for 3-D network-on-chip systems with thermal limit’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2013, 21, (11), pp. 21182131.
    11. 11)
      • 11. Chen, K.C., Kuo, C.C., Hung, H.S., et al: ‘Traffic- and thermal-aware adaptive beltway routing for three dimensional network-on-chip systems’. IEEE Int. Symp. on Circuits and Systems (ISCAS), Beijing, May 2013, pp. 16601663.
    12. 12)
      • 12. Chao, C.H., Jheng, K.Y., Wang, H.Y., et al: ‘Traffic- and thermal-aware run-time thermal management scheme for 3D NoC system’. ACM/IEEE Int. Symp. on NoC, Grenoble, May 2010, pp. 223230.
    13. 13)
      • 13. Chen, K.C., Lin, S.Y., Hung, H.S., et al: ‘Topology-aware adaptive routing for nonstationary irregular mesh in throttled 3D NoC systems’, IEEE Trans. Parallel Distrib. Syst., 2013, 24, (10), pp. 21092120.
    14. 14)
      • 14. Chao, C.H., Chen, K.C., Yin, T.C., et al: ‘Transport layer assisted routing for run-time thermal management of 3D NoC systems’, ACM Trans. Embed. Comput. Syst., 2013, 13, (1), pp. 11:111:22.
    15. 15)
      • 15. Zheng, J., Wu, N., Zhou, L., et al: ‘DFSB-based thermal management scheme for 3D NoC-bus architectures’, IEEE Trans. Very Large Scale Integr. Syst., 2016, 24, (3), pp. 920931.
    16. 16)
      • 16. Huang, W., Ghosh, S., Velusamy, S., et al: ‘HotSpot: a compact thermal modeling methodology for early-stage VLSI design’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2007, 14, (5), pp. 501513.
    17. 17)
      • 17. Puttaswamy, K., Loh, G.: ‘Implementing caches in a 3d technology for high performance processors’. The Int. Conf. on Computer Design, October 2005, pp. 525532.
    18. 18)
      • 18. Zhu, C., Gu, Z., Shang, L., et al: ‘Three-dimensional chip-multiprocessor run-time thermal management’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2008, 27, (8), pp. 14791492.
    19. 19)
      • 19. Liu, Y., Dick, R.P., Shang, L., et al: ‘Accurate temperature dependent integrated circuit leakage power estimation is easy’. Design, Automation and Test in Europe Conf. and Exhibition, Nice, April 2007, pp. 15261531.
    20. 20)
      • 20. Wang, H.S., Zhu, X., Peh, L.S., et al: ‘Orion: a power-performance simulator for interconnection networks’. IEEE/ACM Int. Symp. on Microarchitecture, 2002, pp. 294305.
    21. 21)
      • 21. Wang, S., Bettati, R.: ‘Reactive speed control in temperature-constrained real-time systems’, Real-Time Syst., 2008, 39, (1), pp. 7395.
    22. 22)
      • 22. Chiu, G.M.: ‘The odd-even turn model for adaptive routing’, IEEE Trans. Parallel Distrib. Syst., 2000, 11, (7), pp. 729738.
    23. 23)
      • 23. Dahir, N., Tarawneh, G., Al-Dujaily, R., et al: ‘Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip’, IET Comput. Digit. Tech., 2013, 7, (6), pp. 255263.
    24. 24)
      • 24. Liu, W., Xu, J., Wu, X., et al: ‘A NoC traffic suite based on real applications’. IEEE Computer Society Annual Symp. on VLSI (ISVLSI), Chennai, July 2011, pp. 6671.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2015.0198
Loading

Related content

content/journals/10.1049/iet-cdt.2015.0198
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address