References

• 1. 1)
     • 2. Rodrigues, R., Koren, I., Kundu, S.: ‘Performance and power benefits of sharing execution units between a high performance core and a low power core’. IEEE 27th Int. Conf. on VLSI Design and 13th Int. Conf. on Embedded Systems, 2014, 2014, pp. 204–209.
  2. 2)
     • 11. Knauerhase, R., Brett, P., Hohlt, B., et al: ‘Using OS observations to improve performance in multicore systems’, IEEE Micro, 2008, 28, (3), pp. 54–66 (doi: 10.1109/MM.2008.48).
  3. 3)
     • 28. Menage, P.: ‘Adding genering process containers to the linux kernel’. Proc. of the Linux Symp., 2007, pp. 45–57.
  4. 4)
     • 20. Becchi, M., Crowley, P.: ‘Dynamic thread assignment on heterogeneous multiprocessor architectures’. Proc. of the 3rd Conf. on Computing Frontiers, ACM, 2006, pp. 29–40.
  5. 5)
     • 16. Lam, J.W., Tan, I., Ong, B.L., et al: ‘Effective operating system scheduling domain hierarchy for core-cache awareness’. TENCON – 2009 IEEE Region 10 Conf., pp. 1–7.
  6. 6)
     • 1. Rodrigues, R., Annamalai, A., Koren, I., et al: ‘Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing’, ACM Trans. Des. Autom. Electron. Syst., 2013, 18, (1), p. 5.
  7. 7)
     • 19. Mars, J., Tang, L., Hundt, R., et al: ‘Bubble-up: increasing utilization in modern warehouse scale computers via sensible co-locations’. Proc. of the 44th Annual IEEE/ACM Int. Symp. on Microarchitecture, ACM, 2011, pp. 248–259.
  8. 8)
     • 17. Wang, Y., Cui, Y., Tao, P., et al: ‘Reducing shared cache contention by scheduling order adjustment on commodity multi-cores’. IEEE Int. Symp.on Parallel and Distributed Processing Workshops and PhD Forum, 2011, pp. 984–992.
  9. 9)
     • 23. Chen, Q., Guo, M.: ‘Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures’, ACM Trans. Architect. Code Optim., 2014, 11, (1), p. 8.
  10. 10)
      • 14. Wang, Y., Cui, Y., Tao, P., et al: ‘Reducing shared cache contention by scheduling order adjustment on commodity multi-cores’. IEEE IPDPS Workshops, 2011, pp. 984–992.
  11. 11)
      • 3. Greenhalgh, P.: ‘Big.little processing with arm cortex-a15 & cortex-a7’, ARM White Paper, 2011, pp. 1–8.
  12. 12)
      • 25. Zhuravlev, S., Blagodurov, S., Fedorova, A.: ‘Addressing shared resource contention in multicore processors via scheduling’, SIGPLAN, 2010, 45, (3), pp. 129–142 (doi: 10.1145/1735971.1736036).
  13. 13)
      • 4. Boyd-Wickizer, S., Clements, A.T., Mao, Y., et al: ‘An analysis of linux scalability to many cores’, in OSDI, 2010, 10, (13), pp. 86–93.
  14. 14)
      • 7. Nishtala, R., Mossé, D., Petrucci, V.: ‘Energy-aware thread co-location in heterogeneous multicore processors’. IEEE Proc. of the Int. Conf. on Embedded Software, 2013, pp. 1–9.
  15. 15)
      • 21. Lugini, L., Petrucci, V., Mosse, D.: ‘Online thread assignment for heterogeneous multicore systems’. IEEE 41st Int. Conf. on Parallel Processing Workshops, 2012, pp. 538–544.
  16. 16)
      • 9. Pusukuri, K.K., Gupta, R., Bhuyan, L.N.: ‘Shuffling: a framework for lock contention aware thread scheduling for multicore multiprocessor systems’. Proc. of the 23rd Int. Conf. on Parallel Architectures and Compilation, ACM, 2014, pp. 289–300.
  17. 17)
      • 5. Pusukuri, K.K., Gupta, R., Bhuyan, L.N.: ‘Thread reinforcer: dynamically determining number of threads via OS level monitoring’. IEEE Int. Symp. on Workload Characterization, 2011, pp. 116–125.
  18. 18)
      • 22. Craeynest, K.V., Akram, S., Heirman, W., et al: ‘Fairness-aware scheduling on single-ISA heterogeneous multi-cores’. IEEE 22nd Int. Conf. on Parallel Architectures and Compilation Techniques, 2013, pp. 177–187.
  19. 19)
      • 15. Kim, S.g., Eom, H., Yeom, H.Y.: ‘Virtual machine scheduling for multicores considering effects of shared on-chip last level cache interference’. IEEE Proc. of the 2012 Int. Green Computing Conf. (IGCC), Washington, DC, USA, pp. 1–6.
  20. 20)
      • 8. Feliu, J., Petit, S., Sahuquillo, J., et al: ‘Cache-hierarchy contention-aware scheduling in CMPS’, IEEE Trans. Parallel Distrib. Syst., 2014, 25, (3), pp. 581–590 (doi: 10.1109/TPDS.2013.61).
  21. 21)
      • 24. Fedorova, A., Seltzer, M., Smith, M.D.: ‘Improving performance isolation on chip multiprocessors via an operating system scheduler’. IEEE Proc. of the 16th Int. Conf. on Parallel Architecture and Compilation Techniques, 2007, pp. 25–38.
  22. 22)
      • 18. Mars, J., Vachharajani, N., Hundt, R., et al: ‘Contention aware execution: online contention detection and response’. Proc. of the 8th Annual IEEE/ACM Int. Symp. on Code Generation and Optimization, ACM, 2010, pp. 257–265.
  23. 23)
      • 13. Feliu, J., Sahuquillo, J., Petit, S., et al: ‘L1-bandwidth aware thread allocation in multicore SMT processors’. Proc. of the 22nd Int. Conf. on Parallel Architectures and Compilation Techniques, 2013, pp. 123–132.
  24. 24)
      • 12. Merkel, A., Stoess, J., Bellosa, F.: ‘Resource-conscious scheduling for energy efficiency on multicore processors’. Proc. of the 5th European Conf. on Computer Systems, ACM, 2010, pp. 153–166.
  25. 25)
      • 6. Wang, W., Dey, T., Mars, J., et al: ‘Performance analysis of thread mappings with a holistic view of the hardware resources’. IEEE Int. Symp. on Performance Analysis of Systems and Software, 2012, pp. 156–167.
  26. 26)
      • 27. Bienia, C.: ‘Benchmarking modern multiprocessors’. PhD thesis, Princeton University, 2011.
  27. 27)
      • 26. Zhu, H., He, L.: ‘A graph based approach for co-scheduling jobs on multi-core computers’. Imperial College Computing Student Workshop, 2013, vol. 35, pp. 144–151.
  28. 28)
      • 10. Jiang, Y., Shen, X., Chen, J., et al: ‘Analysis and approximation of optimal co-scheduling on chip multiprocessors’. Proc. of the 17th Int. Conf. Parallel Architectures and Compilation Techniques, ACM, 2008, pp. 220–229.