Your browser does not support JavaScript!

access icon openaccess Fighting stochastic variability in a D-type flip-flop with transistor-level reconfiguration

Loading full text...

Full text loading...



    1. 1)
      • 25. Kheterpal, V., Rovner, V., Hersan, T.G., et al: ‘Design methodology for IC manufacturability based on regular logic-bricks’. Proc. of the 42nd Annual Design Automation Conf., 2005, pp. 353358.
    2. 2)
      • 6. Zheng, R., Suh, J., Xu, C., Hakim, N., Bakkaloglu, B., Cao, Y.: ‘Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability’. Design Automation Conf. (DAC), 2011.
    3. 3)
      • 7. Cheng, B., Wang, X., Brown, A.R., Kuang, J.B., Nassif, S., Asenov, A.: ‘Transistor and SRAM co-design considerations in a 14 nm SOI FinFET technology node’. Proc. of the Int. Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2012.
    4. 4)
    5. 5)
      • 30. Trefzer, M.A.: ‘Evolution of transistor circuits’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, December 2006.
    6. 6)
      • 13. Langeheine, J., Trefzer, M., Brüderle, D., Meier, K., Schemmel, J.: ‘On the evolution of analog electronic circuits using building blocks on a CMOS FPTA’. Proc. of the Genetic and Evolutionary Computation Conf. (GECCO), June 2004, pp. 13161327.
    7. 7)
      • 2. Asenov, A.: ‘Variability in the next generation CMOS technologies and impact on design’. Proc. of the First Int. Conf. of CMOS Variability, 2007.
    8. 8)
      • 31. Weste, N., Harris, D.: ‘CMOS VLSI design: a circuits and systems perspective’ (Addison-Wesley, 2011, 4th edn.).
    9. 9)
      • 5. Ali, S., Ke, L., Wilcock, R., Wilson, P.: ‘Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits’. Design Automation and Test in Europe (DATE), April 2009, pp. 712717.
    10. 10)
    11. 11)
      • 26. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: ‘Optimising variability tolerant standard cell libraries’. 2009 IEEE Congress on Evolutionary Computation, May 2009, pp. 22732280.
    12. 12)
      • 27. Langeheine, J., Trefzer, M.A., Schemmel, J., Meier, K.: ‘Intrinsic evolution of analog electronic circuits using a CMOS FPTA chip’. Fifth Conf. on Evolutionary Methods for Design, Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN), 2003.
    13. 13)
      • 29. Deb, K., Agrawal, S., Pratap, A., Meyarivan, T.: ‘A fast elitist non-dominated sorting genetic algorithm for multi-objective optimisation: NSGA-II’. Proc. of the Conf. on Parallel Problem Solving from Nature, 2000, pp. 849858.
    14. 14)
    15. 15)
    16. 16)
      • 28. Langeheine, J.: ‘Intrinsic hardware evolution on the transistor level’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, July 2005.
    17. 17)
      • 17. Trefzer, M.A., Walker, J.A., Tyrrell, A.M.: ‘A programmable analog and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes’. IEEE Asilomar Conf. on Signals, Systems, and Computers, Asilomar, CA, November 2011.
    18. 18)
      • 9. Takahashi, E., Kasai, Y., Murakawa, M., Higuchi, T.: ‘A post-silicon clock timing adjustment using genetic algorithms’. Symp. on VLSI Circuits, 2003, pp. 1316.
    19. 19)
      • 3. Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: ‘Parameter variations and impact on circuits and microarchitecture’. Proc. of the 40th Annual Design Automation Conf. (DAC), 2003, pp. 338342.
    20. 20)
      • 24. Matsunawa, T., Nosato, H., Sakanashi, H., et al: ‘Adaptive optical proximity correction using an optimization method’. Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology (CIT), 2007, pp. 853860.
    21. 21)
      • 11. Takahashi, E., Murakawa, M., Kasai, Y., Higuchi, T.: ‘Power dissipation reductions with genetic algortihms’. Proc. of the NASA/DOD Conf. on Evolvable Hardware, 2003, p. 111.
    22. 22)
    23. 23)
    24. 24)
    25. 25)
      • 18. Langeheine, J., Trefzer, M., Schemmel, J., Meier, K.: ‘Intrinsic evolution of digital-to-analog converters using a CMOS FPTA chip’. Proc. of the NASA/DoD Conf. on Evolvable Hardware, June 2004, pp. 1825.
    26. 26)
    27. 27)
      • 22. Moroz, V.: ‘Design for manufacturability: OPC and stress variations’. Proc. of the First Int. Conf. on CMOS Variability, 2007.
    28. 28)
    29. 29)
      • 14. Asenov, A.: ‘Statistical nano CMOS variability and its impact on SRAM’. Extreme Statistics in Nanoscale Memory Design, 2010, pp. 1750.
    30. 30)
    31. 31)

Related content

This is a required field
Please enter a valid email address