References

• 1. 1)
     • K. Bernstein , D.J. Frank , A.E. Gattiker , W. Haensch , B.L. Ji , S.R. Nassif , E.J. Nowak , D.J. Pearson , N.J. Rohrer . High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Dev. , 433 - 449
  2. 2)
     • 2. Asenov, A.: ‘Variability in the next generation CMOS technologies and impact on design’. Proc. of the First Int. Conf. of CMOS Variability, 2007.
  3. 3)
     • 3. Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: ‘Parameter variations and impact on circuits and microarchitecture’. Proc. of the 40th Annual Design Automation Conf. (DAC), 2003, pp. 338–342.
  4. 4)
     • 4. Walker, J.A., Hilder, J.A., Reid, D., et al: ‘The evolution of standard cell libraries for future technology nodes’, Genet. Program. Evol. Mach., 2011, 12, (3), pp. 235–256 (doi: 10.1007/s10710-011-9131-8).
  5. 5)
     • 5. Ali, S., Ke, L., Wilcock, R., Wilson, P.: ‘Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits’. Design Automation and Test in Europe (DATE), April 2009, pp. 712–717.
  6. 6)
     • 6. Zheng, R., Suh, J., Xu, C., Hakim, N., Bakkaloglu, B., Cao, Y.: ‘Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability’. Design Automation Conf. (DAC), 2011.
  7. 7)
     • 7. Cheng, B., Wang, X., Brown, A.R., Kuang, J.B., Nassif, S., Asenov, A.: ‘Transistor and SRAM co-design considerations in a 14 nm SOI FinFET technology node’. Proc. of the Int. Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2012.
  8. 8)
     • 8. Stott, E., Sedcole, P., Cheung, P.: ‘Fault tolerance and reliability in field-programmable gate arrays’, IET Comput. Digit. Tech., 2010, 4, (3), pp. 196–210 (doi: 10.1049/iet-cdt.2009.0011).
  9. 9)
     • 9. Takahashi, E., Kasai, Y., Murakawa, M., Higuchi, T.: ‘A post-silicon clock timing adjustment using genetic algorithms’. Symp. on VLSI Circuits, 2003, pp. 13–16.
  10. 10)
      • 10. Murakawa, M., Adachi, T., Niino, Y., et al: ‘An AI-calibrated IF filter: a yield enhancement method with area and power dissipation reductions’, IEEE J. Solid-State Circuits, 2003, 38, (3), pp. 495–502 (doi: 10.1109/JSSC.2002.808303).
  11. 11)
      • 11. Takahashi, E., Murakawa, M., Kasai, Y., Higuchi, T.: ‘Power dissipation reductions with genetic algortihms’. Proc. of the NASA/DOD Conf. on Evolvable Hardware, 2003, p. 111.
  12. 12)
      • 12. Stoica, A., Zebulum, R., Keymeulen, D., Tawel, R., Daud, T., Thakoor, A.: ‘Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2001, 9, (1), pp. 227–232 (doi: 10.1109/92.920839).
  13. 13)
      • 13. Langeheine, J., Trefzer, M., Brüderle, D., Meier, K., Schemmel, J.: ‘On the evolution of analog electronic circuits using building blocks on a CMOS FPTA’. Proc. of the Genetic and Evolutionary Computation Conf. (GECCO), June 2004, pp. 1316–1327.
  14. 14)
      • 14. Asenov, A.: ‘Statistical nano CMOS variability and its impact on SRAM’. Extreme Statistics in Nanoscale Memory Design, 2010, pp. 17–50.
  15. 15)
      • 15. Ghibaudo, G., Ioannidis, E., Dimitriadis, C., Manceau, J.-P., Haendler, S.: ‘Impact of dynamic variability on the operation of CMOS inverter’, Electron. Lett., 2013, 49, (19), pp. 1214–1216 (doi: 10.1049/el.2013.1343).
  16. 16)
      • 37. Walker, J.A., Trefzer, M.A., Bale, S.J., Tyrrell, A.M.: ‘PAnDA: a reconfigurable architecture that adapts to physical substrate variations’, IEEE Trans. Comput., 2013, 62, (8), pp. 1584–1596 (doi: 10.1109/TC.2013.59).
  17. 17)
      • 17. Trefzer, M.A., Walker, J.A., Tyrrell, A.M.: ‘A programmable analog and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes’. IEEE Asilomar Conf. on Signals, Systems, and Computers, Asilomar, CA, November 2011.
  18. 18)
      • 18. Langeheine, J., Trefzer, M., Schemmel, J., Meier, K.: ‘Intrinsic evolution of digital-to-analog converters using a CMOS FPTA chip’. Proc. of the NASA/DoD Conf. on Evolvable Hardware, June 2004, pp. 18–25.
  19. 19)
      • 19. Paluchowski, S., Cheng, B., Roy, S., Asenov, A., Cumming, D.: ‘Investigation into effects of device variability on CMOS layout motifs’, Electron. Lett., 2008, 44, (10), p. 626 (doi: 10.1049/el:20080447).
  20. 20)
      • C. Millar , D. Reid , G. Roy , S. Roy , A. Asenov . Accurate statistical description of random dopant-induced threshold voltage variability. IEEE Electron Device Lett. , 946 - 948
  21. 21)
      • 21. Asenov, A.: ‘Random dopant induced threshold voltage lowering and fluctuations in sub 50 nm MOSFETs: a statistical 3D ‘atomistic’ simulation study’, Nanotechnology, 1999, 10, pp. 153–158 (doi: 10.1088/0957-4484/10/2/309).
  22. 22)
      • 22. Moroz, V.: ‘Design for manufacturability: OPC and stress variations’. Proc. of the First Int. Conf. on CMOS Variability, 2007.
  23. 23)
      • 23. Eccleston, W.: ‘The effect of polysilicon grain boundaries on MOS based devices’, Microelectron. Eng., 1999, 48, pp. 105–108 (doi: 10.1016/S0167-9317(99)00348-2).
  24. 24)
      • 24. Matsunawa, T., Nosato, H., Sakanashi, H., et al: ‘Adaptive optical proximity correction using an optimization method’. Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology (CIT), 2007, pp. 853–860.
  25. 25)
      • 25. Kheterpal, V., Rovner, V., Hersan, T.G., et al: ‘Design methodology for IC manufacturability based on regular logic-bricks’. Proc. of the 42nd Annual Design Automation Conf., 2005, pp. 353–358.
  26. 26)
      • 26. Hilder, J.A., Walker, J.A., Tyrrell, A.M.: ‘Optimising variability tolerant standard cell libraries’. 2009 IEEE Congress on Evolutionary Computation, May 2009, pp. 2273–2280.
  27. 27)
      • 27. Langeheine, J., Trefzer, M.A., Schemmel, J., Meier, K.: ‘Intrinsic evolution of analog electronic circuits using a CMOS FPTA chip’. Fifth Conf. on Evolutionary Methods for Design, Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN), 2003.
  28. 28)
      • 28. Langeheine, J.: ‘Intrinsic hardware evolution on the transistor level’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, July 2005.
  29. 29)
      • 29. Deb, K., Agrawal, S., Pratap, A., Meyarivan, T.: ‘A fast elitist non-dominated sorting genetic algorithm for multi-objective optimisation: NSGA-II’. Proc. of the Conf. on Parallel Problem Solving from Nature, 2000, pp. 849–858.
  30. 30)
      • 30. Trefzer, M.A.: ‘Evolution of transistor circuits’. PhD dissertation, Rupertus Carola University of Heidelberg, Heidelberg, December 2006.
  31. 31)
      • 31. Weste, N., Harris, D.: ‘CMOS VLSI design: a circuits and systems perspective’ (Addison-Wesley, 2011, 4th edn.).