© The Institution of Engineering and Technology
This study describes and evaluates an automated technique that exploits the potential of heterogeneous multi-core processor (HMP) systems when customised with respect to the number of cores and L1 cache memory sizes using a field programmable gate array fitted with LEON3 cores at its base. The authors evaluated the real energy consumption of the HMP system tuned for a set of 50 application codes using a data-mining tool for finding code similarities and selecting HMP configurations. The selected HMP system configuration requires a small cache configuration and consumes less energy when compared to a homogeneous system with the same number of cores and only with a very modest increase in execution time.
References
-
-
1)
-
2)
-
9. Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: ‘The impact of performance asymmetry in emerging multicore architectures’. Proc. Int. Symp. Computer Architecture (ISCA'05), Madison, USA, 2005, pp. 506–517.
-
3)
-
4)
-
10. Silva, B., Cuminato, L., Bonato, V.: ‘Reducing the overall cache miss rate using different cache sizes for heterogeneous multi-core processors’. Proc. of the 2012 Int. Conf. Reconfigurable Computing and FPGAs (ReConfig'12), Cancún, México, 2012, pp. 1–6.
-
5)
-
15. Cilibrasi, R., Vitanyi, P.M.B.: ‘Clustering by compression’, IEEE Trans. Inf. Theory, 2005, 51, (4), pp. 1523–1545 (doi: 10.1109/TIT.2005.844059).
-
6)
-
6. Saez, J., Fedorova, A., Prieto, M., Vegas, H.: ‘Operating system support for mitigating software scalability bottlenecks on asymmetric multicore processors’. Proc. ACM Int. Conf. Computing Frontiers, Bertinoro, Italy, 2010, pp. 31–40.
-
7)
-
5. Shelepov, D., Alcaide, J., Jeffery, S., et al: ‘HASS: a scheduler for heterogeneous multicore systems’, ACM SIGOPS Operating Syst. Rev., 2009, 43, (2), pp. 66–75 (doi: 10.1145/1531793.1531804).
-
8)
-
1. Zhuravlev, S., Saez, J., Blagodurov, S., Fedorova, A., Prieto, M.: ‘Survey of energy-cognizant scheduling techniques’, IEEE Trans. Parallel Distrib. Syst., 2013, 24, (7), pp. 1447–1464 (doi: 10.1109/TPDS.2012.20).
-
9)
-
4. Becchi, M., Crowley, P.: ‘Dynamic thread assignment on heterogeneous multiprocessor architectures’. Proc. ACM Int. Conf. Computing Frontiers, Ischia, Italy, 2006, pp. 29–40.
-
10)
-
2. Asaduzzaman, A.: ‘Cache optimization for real-time embedded systems’. , Florida Atlantic University, 2009.
-
11)
-
11. Kuncheva, L.I., Rodríguez, J.J.: ‘An experimental study on rotation forest ensembles’. Proc. of the Seventh Int. Conf. on Multiple Classifier Systems, MCS'07, , Prague, Czech Republic, 2007, pp. 459–468.
-
12)
-
16. Felsenstein, J.: ‘Inferring phylogenies’ (Sinauer Associates, Inc., 2004).
-
13)
-
17. Newman, M.: ‘Networks: an introduction’ (Oxford University Press, 2010).
-
14)
-
12. Sanches, A., Cardoso, J., Delbem, A.: ‘Identifying merge-beneficial software kernels for hardware implementation’. Proc. of the 2011 Int. Conf. Reconfigurable Computing and FPGAs (ReConfig'12), Cancún, México, 2011, pp. 74–79.
-
15)
-
3. Blake, G., Dreslinski, R., Mudge, T.: ‘A survey of multicore processors’, IEEE Signal Process. Mag., 2009, 26, (6), pp. 26–37 (doi: 10.1109/MSP.2009.934110).
-
16)
-
7. Saez, J.C., Prieto, M., Fedorova, A., Blagodurov, S.: ‘A comprehensive scheduler for asymmetric multicore systems’. Proc. European Conf. on Computer Systems, Paris, France, 2010, pp. 139–152.
-
17)
-
8. Mogul, J., Mudigonda, J., Binkert, N., Ranganathan, P., Talwar, V.: ‘Using asymmetric single-ISA CMPs to save energy on operating systems’, IEEE Micro, 2008, 28, (3), pp. 26–41 (doi: 10.1109/MM.2008.47).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2014.0091
Related content
content/journals/10.1049/iet-cdt.2014.0091
pub_keyword,iet_inspecKeyword,pub_concept
6
6