http://iet.metastore.ingenta.com
1887

Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform

Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this study, the authors present a multiplier-less, high-speed and low-power pipeline architecture with novel dual Z-scanning technique for lifting-based two-dimensional (2D) discrete wavelet transform (DWT). The proposed architecture is composed of pipeline one-dimensional row, column processors and five transposing registers. Moreover, it uses 4N temporal line buffers to process 2D DWT of image with N × N resolution. Multipliers are designed with shift-and-add logic to reduce the critical path to one adder. Dual Z-scanning method is employed to reduce the transposition buffers and latency. The proposed architecture is superior to the existed architectures in speed, power and hardware utilisation for similar throughput specification. Register transfer logic (RTL) of the proposed design is described using VHDL and synthesised using Xilinx ISE 10.1. The proposed architecture operates at a frequency of 353.107 MHz, when synthesised for Xilinx Virtex-IV series field programmable gate array. Frame processing rate of 340 frames/second for full high-definition video can be achieved at this frequency of operation. RTL of the proposed design is synthesised using UMC 180 nm technology complementary metal-oxide semiconductor (CMOS) standard cell library for application specific integrated circuit (ASIC) implementation. ASIC synthesis of 2D DWT core uses 20 358 logic gates and consumes only 20.83 mW power at 100 MHz frequency.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • 11. Chrysafis, C., Ortega, A.: ‘Line-based, reduced memory, wavelet image compression’, IEEE Trans. Consum. Electron., 2000, 9, (3), pp. 10261032.
    12. 12)
    13. 13)
      • 13. Sweldens, W.: ‘The lifting scheme: a new philosophy in bi-orthogonal wavelet constructions’. Proc. SPIE, 1995, pp. 247269.
    14. 14)
      • 14. Lian, C.J., Chen, K.F., Chen, H.H., Chen, L.G.: ‘Lifting based discrete wavelet transform architecture for JPEG 2000’. Proc. IEEE Int. Symp. on Circuits Syst., 2001, vol. 2, pp. 445445.
    15. 15)
      • 15. Shiau, Y.H., Jou, J.M., Liu, C.C.: ‘E_cient architectures for the bi-orthogonal wavelet transform by filter bank and lifting scheme’, IEICE Trans. Inf. Syst., 2004, E87-D2569, pp. 18671877.
    16. 16)
    17. 17)
    18. 18)
      • 18. Huang, C.T., Tseng, P.C., Chen, L.G.: ‘Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method’. Proc. IEEE Int. Symp. on Circuits Syst., 2002, vol. 2, pp. 565568.
    19. 19)
    20. 20)
    21. 21)
    22. 22)
    23. 23)
    24. 24)
    25. 25)
      • 25. Darji, A., Bansal, R., Merchant, S., Chandorkar, A.: ‘High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform’. Proc. Int. Conf. on Design and Architectures for Signal and Image Processing (DASIP), 2011, pp. 16.
    26. 26)
      • 26. Darji, A., Merchant, S., Chandorkar, A.: ‘Efficient pipelined VLSI architectre with dual scanning method for 2-D lifting-based discrete wavelet transform’. Proc. Int. Symp. Integrated Circuits (ISIC), 2011, pp. 329331.
    27. 27)
      • 27. Jou, J.-M., Shiau, Y.-H., Liu, C.-C.: ‘Efficient VLSI architectures for the bi-orthogonal wavelet transform by filter bank and lifting scheme’. Proc. IEEE Int. Symp. on Circuits Syst., 2001, vol. 2, pp. 529532.
    28. 28)
    29. 29)
    30. 30)
    31. 31)
    32. 32)
    33. 33)
    34. 34)
    35. 35)
    36. 36)
      • 36. Alam, M., Rahman, C., Badawy, W., Jullien, G.: ‘Efficient distributed arithmetic based DWT architecture for multimedia applications’. In Proc. of third IEEE Int. Workshop on Sys.-on-Chip for Real-Time Appl., 2003, pp. 333336.
    37. 37)
    38. 38)
    39. 39)
    40. 40)
    41. 41)
    42. 42)
    43. 43)
    44. 44)
    45. 45)
    46. 46)
    47. 47)
    48. 48)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2013.0167
Loading

Related content

content/journals/10.1049/iet-cdt.2013.0167
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address