Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip

Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This study proposes a new method for designing adaptive routing algorithms for three-dimensional (3D) networks-on-chip (NoCs). This method is based on extending the existing 2D turn model adaptive routing to a 3D scenario. A 3D plane-balanced approach with maximal degree of adaptiveness is achieved by applying a well-defined set of rules for different strata of the 3D NoC. The proposed method is applicable to any of the turn models. In this study, the authors employ odd–even turn model as a basis for introducing the proposed strategy. Experimental results show that the new 3D odd–even turn model can achieve up to 28.5% improvement in performance over conventional 3D odd–even approach. The improvement is consistent for different traffic types and selection strategies. The proposed method enables a new avenue to explore adaptive approaches for future large-scale 3D integration.


    1. 1)
      • 1. Benini, L., De Micheli, G.: ‘Networks on chips: a new SoC paradigm’, IEEE Comput., 2002, 35, (1), pp. 7078 (doi: 10.1109/2.976921).
    2. 2)
      • 2. Beyne, E.: ‘3D system integration technologies’. VLSI Technology, Systems, and Applications, 2006 Int. Symp., April 2006, pp. 19.
    3. 3)
      • 3. Lu, J.J.-Q.: ‘3D integration: Why, what, who, when?’, Future Fab. Int., 2007, 23, (9), pp. 2526.
    4. 4)
      • 4. Nordbotten, N., Gomez, M., Flich, J., et al: ‘A fully adaptive fault-tolerant routing methodology based on intermediate nodes’, Netw. Parallel Comput., 2004, 3222, pp. 341356 (doi: 10.1007/978-3-540-30141-7_49).
    5. 5)
      • 5. Wu, J.: ‘A simple fault-tolerant adaptive and minimal routing approach in 3-d meshes’, J. Comput. Sci. Technol., 2003, 18, (1), pp. 113 (doi: 10.1007/BF02946645).
    6. 6)
      • 6. Rusu, C., Anghel, L., Avresky, D.: ‘Message routing in 3D networks-on-chip’. NORCHIP, 2009, November 2009, pp. 14.
    7. 7)
      • 7. Al-Dujaily, R., Mak, T., Zhou, K., et al: ‘On-chip dynamic programming networks using 3D-tsv integration’. Embedded Computer Systems (SAMOS), 2011 Int. Conf., July 2011, pp. 318325.
    8. 8)
      • 8. Glass, C.J., Ni, L.M.: ‘The turn model for adaptive routing’. Proc. 19th Annual Int. Symp. on Computer Architecture, 1992, pp. 278287.
    9. 9)
      • 9. Dally, W., Towles, B.: ‘Principles and practices of interconnection networks’ (2003) Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
    10. 10)
      • 10. Duato, J., Yalamanchili, S., Lionel, N.: ‘Interconnection networks: an engineering approach’ (Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002).
    11. 11)
      • 11. Chiu, G.-M.: ‘The odd-even turn model for adaptive routing’, Parallel Distrib. Syst., IEEE Trans., 2000, 11, (7), pp. 729738 (doi: 10.1109/71.877831).
    12. 12)
      • 12. Mak, T., Cheung, P.Y.K., Lam, K.-P., Luk, W.: ‘Adaptive routing in network-on-chips using a dynamic-programming network’, Ind. Electron., IEEE Trans., 2011, 58, (8), pp. 37013716 (doi: 10.1109/TIE.2010.2081953).
    13. 13)
      • 13. Dahir, N., Al-Dujaily, R., Yakovlev, A., Missailidis, P., Mak, T.: ‘Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip’. Proc. Fifth Int. Workshop on Network on Chip Architectures (NoCArc'12), New York, NY, USA, 2012, pp. 3136.
    14. 14)
      • 14. Koyanagi, M., Kurino, H., Lee, K.-W., Sakuma, K., Miyakawa, N., Itani, H.: ‘Future system-on-silicon LSI chips’, Micro, IEEE, 1998, 18, (4), pp. 1722 (doi: 10.1109/40.710867).
    15. 15)
      • 15. Borkar, S.: ‘3d integration for energy efficient system design’. Design Automation Conf. (DAC), 2011 48th ACM/EDAC/IEEE, 2011, pp. 214219.
    16. 16)
      • 16. Kim, J.H., Liu, Z., Chien, A.A.: ‘Compressionless routing: a framework for adaptive and fault-tolerant routing’. Proc. 21st Annual Int. Symp. on Computer Architecture, April 1994, pp. 289300.
    17. 17)
      • 17. Al-Dujaily, R., Mak, T., Xia, F., Yakovlev, A., Palesi, M.: ‘Embedded transitive-closure network for run-time deadlock detection in networks-on-chip’, IEEE Trans. Parallel Distrib. Syst., 2011, 1, pp. 99.
    18. 18)
      • 18. Fazzino, F., Palesi, M., Patti, D.: ‘Noxim: network-on-chip simulator’. URL:, 2008.

Related content

This is a required field
Please enter a valid email address