References

• 1. 1)
     • 25. Jang, M.-S.: ‘Design technology team, system LSI’ (Samsung Electronics Co., LTD, Private Communication, 2011).
  2. 2)
     • 23. http://vlsicad.cs.binghamton.edu/benchmarks.html, accessed December 2012.
  3. 3)
     • 7. Chao, C.-H., Jheng, K.-Y., Wang, H.-Y., Wu, J.-C., We, A.-Y.: ‘Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems’. 2010 Fourth ACM/IEEE Int. Symp. Networks-on-Chip (NOCS), May 2010, pp. 223–230.
  4. 4)
     • 14. http://www.itrs.net, accessed December 2012.
  5. 5)
     • 5. Cong, J., Wei, J., Zhang, Y.: ‘A thermal-driven floorplanning algorithm for 3D ICs’. ICCAD-2004. IEEE/ACM Int. Conf. Computer Aided Design, 2004, November 2004, pp. 306–313.
  6. 6)
     • 9. Lee, Y.-J., Lim, S.K.: ‘Routing optimization of multi-modal interconnects in 3D ICs’. 59th Electronic Components and Technology Conf., 2009. ECTC 2009, May 2009, pp. 32–39.
  7. 7)
     • 11. Van der Plas, G., Lsi, I., Mercha, A., et al: ‘Design issues and considerations for low-cost 3-D TSV IC technology’, Solid-State Circuits, IEEE J., 2011, 46, (1), pp. 293–307.
  8. 8)
     • 24. Hung, W.-L., Link, G., Xie, Y., Vijaykrishnan, N., Irwin, M.J.: ‘Interconnect and thermal-aware floorplanning for 3D microprocessors’. Proc. Int. Symp. on Quality Electronic Design (ISQED), March 2006, pp. 98–104.
  9. 9)
     • 17. Jung, M.-G., Lim, S.-K.: ‘A study of IR-drop noise issues in 3D ICs with through-silicon-vias’. IEEE Int. 3D System Integration Conf., November 2010, pp. 1–7.
  10. 10)
      • 1. Tsai, M.-C., Wang, T.-C., Hwang, T.T.: ‘Through-silicon via planning in 3-D floorplanning’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, (8), pp. 1448–1457.
  11. 11)
      • 10. Ahn, B.-G., Kim, J.H., Li, W., Chong, J.-W.: ‘Effective estimation method of routing congestion at floorplan stage for 3D ICs’, J. Semicond. Technol. Sci., 2011, 11, (4), pp. 344–350.
  12. 12)
      • 18. Kahng, A.B., Lienig, J., Markov, I.L., Hu, J.: ‘Power and ground routing’, in ‘VLSI physical design: from graph partitioning to timing closure’ (Springer Press, 2010, 1st edn.), pp. 86–90.
  13. 13)
      • 13. Jung, M., Mitra, J., Pan, D.Z., Lim, S.-K.: ‘TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC’. 2011 48th ACM/EDAC/IEEE Design Automation Conf. (DAC), June 2011, pp. 188–193.
  14. 14)
      • 2. Chen, K.N., Tan, C.S.: ‘Integration schemes and enabling technologies for three-dimensional integrated circuits’, IET Comput. Digital Tech., 2011, 5, (3), pp. 160–168.
  15. 15)
      • 15. Sato, T., Onodera, H., Hashimoto, M.: ‘Successive pad assignment algorithm to optimize number and location of power supply pad using incremental matrix inversion’. Proc. ASP-DAC 2005, Design Automation Conf., 2005, Asia and South Pacific, January 2005, vol. 2, pp. 723–728.
  16. 16)
      • 8. Zhang, T., Zhan, Y., Sapatnekar, S.S.: ‘Temperature-aware routing in 3D ICs’. Asia and South Pacific Conf. Design Automation, 2006, January 2006, pp. 309–314.
  17. 17)
      • 6. Cong, J., Luo, G., Wei, J., Zhang, Y.: ‘Thermal-aware 3D IC placement via transformation’. Design Automation Conf., 2007. ASP-DAC '07. Asia and South Pacific, January 2007, pp. 780–785.
  18. 18)
      • 4. Joyner, J.W., Zarkesh-Ha, P., Davis, J.A., Meindl, J.D.: ‘A three-dimensional stochastic wire-length distribution for variable separation of strata’. Proc. IEEE 2000 Int. Interconnect Technology Conf., 2000, June 2000, pp. 126–128.
  19. 19)
      • 3. Hsieh, A.-C., Hwang, T.: ‘TSV redundancy: architecture and design issues in 3-D IC’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (4), pp. 711–722.
  20. 20)
      • 12. Healy, , M., B., Lim, S.-K.: ‘Power delivery system architecture for many-tier 3D systems’. 2010 Proc. 60th Electronic Components and Technology Conf. (ECTC), June 2010, pp. 1682–1688.
  21. 21)
      • 22. Zhong, Y., Wong, M.D.F.: ‘Fast algorithms for IR drop analysis in large power grid’. IEEE/ACM Int. Conf. Computer-Aided Design, 2005. ICCAD-2005, November 2005, pp. 351–357.
  22. 22)
      • 20. Lee, B.-G., Ahn, B.-G., Kim, J.H., Kim, M-.B., Chong, J.-W.: ‘A novel methodology for power delivery network optimization in 3-D ICs using through-silicon-via technology’. 2012 IEEE Int. Symp. on Circuits & Systems Proc., May 2012, pp. 3262–3265.
  23. 23)
      • 16. Kim, D.-H., Athikulwongse, K., Lim, S.-K.: ‘A study of through-silicon-via impact on the 3D stacked IC layout’. IEEE/ACM Int. Conf. Computer-Aided Design – Digest of Technical Papers, 2009. ICCAD 2009, November 2009, pp. 674–680.
  24. 24)
      • 19. Davis, J.A., Meindl, J.D.: ‘Modeling of on-chip IR-drop’, in ‘Interconnect technology and design for gigascale integration’ (Kluwer Academic Publishers Press, 2003, 1st edn.), pp. 189–197.
  25. 25)
      • 21. Sham, C.-W., Young, F.Y.E., Lu, J.: ‘Congestion prediction in early stages of physical design’, ACM Trans. Des. Autom. Electron. Syst., 2009, 14, (1), Article 12.