© The Institution of Engineering and Technology
SRAMs in nanoscale CMOS technology suffer from plethora of design challenges such as increased process variation, increased leakage current and variation in the cell current that threatens the reliability of sensing scheme. These issues coupled with continuous increase in the SRAMs size, requires additional techniques and treatments such as read-assist techniques to ensure fast and reliable read operation. In this study, the authors address these concerns and propose a novel read-assist sensing scheme. The circuit is simulated using Spectre in 65 nm CMOS technology. Simulation results showed an increased sensing speed, lower power dissipation and enhanced SRAM dynamic cell stability. A complete comparison is made between the proposed scheme, the conventional circuit and another state of the art design, which shows speed improvement of 55.34, 66.01% and power reduction of 21.33, 89.09% with respect to conventional sense amplifier and the referenced scheme, respectively. These enhancements are at the expense of negligible area overhead. Also, the proposed scheme enables one to reduce the cell's VDD by 227 and 345 mV for the same operating frequency with respect to conventional and referenced circuits, respectively. This results in leakage power reduction of 19.7 and 30% which constitutes a considerable portion of overall power dissipation in nanoscale SRAMs.
References
-
-
1)
-
Y.-C. Lai ,
S.-Y. Huang
.
X-calibration: A technique for combating excessive bitline leakage current in nanometer SRAM designs.
IEEE J. Solid-State Circuits
,
9 ,
1964 -
1971
-
2)
-
Y. Wang ,
H.J. Ahn ,
U. Bhattacharya
.
A 1.1 GHz 12 µA/Mb-leakage SRAM Design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications.
IEEE J. Solid-State Circuits
,
1 ,
172 -
179
-
3)
-
S. Mukhopadhyay ,
H. Mahmoodi ,
K. Roy
.
A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
2 ,
183 -
192
-
4)
-
Bhargava, M., McCartney, M.P., Hoefler, A., Mai, K.: `Low-overhead, digital offset compensated, SRAM sense amplifiers', IEEE Custom Integrated Circuits Conf., 2009, p. 705–708.
-
5)
-
M. Sharifkhani ,
M. Sachdev
.
SRAM cell data stability: a dynamic perspective.
IEEE J. Solid-State Circuits
,
2 ,
609 -
619
-
6)
-
M. Goudarzi ,
T. Ishihara
.
SRAM leakage reduction by row column redundancy under random within-die delay variation.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
12 ,
1660 -
1661
-
7)
-
K.S. Yeo ,
W.L. Goh ,
Z.H. Kong ,
Q.X. Zhang ,
W.G. Yeo
.
High-performance low-power current sense amplifier.
IEE Proc., Circuits Devices Syst.
,
56 ,
308 -
314
-
8)
-
Y.-C. Lai ,
S.-Y. Huang ,
H.-J. Hsu
.
Resilient self-VDD-tuning scheme with speed margining for low-power SRAM.
IEEE J. Solid-State Circuits
,
10 ,
2817 -
2823
-
9)
-
Y. Wang ,
U. Bhattacharya ,
F. Hamzaoglu
.
(2009)
A 4.0 GHz 291 Mb voltage-scalable SRAM in 32 nm high-κ metal-gate CMOS with integrated power management.
-
10)
-
D. Anh-Tuan ,
K. Zhi-Hui ,
Y. Kiat-Seng
.
Hybrid-mode SRAM sense amplifiers: New approach on transistor sizing.
IEEE Trans. Circuits Syst. II, Express Briefs
,
10 ,
986 -
990
-
11)
-
J.M. Rabaey ,
A. Chandrakasan ,
B. Nikolic
.
(2003)
Digital integrated circuits – a design perspective.
-
12)
-
M.J.M. Pelgrom ,
C.J. Duinmaijer ,
A.P.G. Welbers
.
Matching properties of MOS transistors.
IEEE J. Solid-State Circuits
,
5 ,
1433 -
1440
-
13)
-
Semico Roadmap for Die Area Partitioning 1999–2017, Semico Research Corp www.semico.com/press, 2007.
-
14)
-
Choudhary, A., Kundu, S.: `A process variation tolerant self-compensating sense amplifier design', Proc. IEEE Computer Society Annual Symp. VLSI, 2009, p. 263–267.
-
15)
-
Khellah, M., Ye, Y., Nam, S.K.: `Wordline and bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65 nm CMOS designs', IEEE Symp. VLSI Circuits Digital Technical Papers, 2006, p. 9–10.
-
16)
-
E. Seevinck ,
P. van Beers ,
H. Ontrop
.
Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's.
IEEE J. Solid-State Circuits
,
4 ,
525 -
536
-
17)
-
M. Sharifkhani ,
E. Rahiminejad ,
S. Jahinuzzaman ,
M. Sachdev
.
A compact hybrid current/voltage sense amplifier with offset cancellation for high-speed SRAMs.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
5 ,
883 -
894
-
18)
-
A. Chrisanthopoulos ,
Y. Moisiadis ,
Y. Tsiatouhas ,
A. Arapoyanni
.
Comparative study of different current mode sense amplifier in submicron CMOS technology.
IEE Proc., Circuits Devices Syst.
,
3 ,
154 -
158
-
19)
-
Wincht, B., Larguier, J.Y., Landsiedel, D.S.: `A 1.5 V 1.7 ns 4 k×32 SRAM with a fully-differential auto-power-down current sense amplifier', Proc. ISSCC, February 2003, p. 462–508.
-
20)
-
H. Pilo ,
C. Barwin ,
G. Braceras ,
F. Towler
.
An SRAM design in 65 nm technology node featuring read and write assist circuits to expand operating voltage.
IEEE J. Solid State Circuits
,
4 ,
813 -
819
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2012.0038
Related content
content/journals/10.1049/iet-cdt.2012.0038
pub_keyword,iet_inspecKeyword,pub_concept
6
6