High-performance low-power sensing scheme for nanoscale SRAMs

High-performance low-power sensing scheme for nanoscale SRAMs

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

SRAMs in nanoscale CMOS technology suffer from plethora of design challenges such as increased process variation, increased leakage current and variation in the cell current that threatens the reliability of sensing scheme. These issues coupled with continuous increase in the SRAMs size, requires additional techniques and treatments such as read-assist techniques to ensure fast and reliable read operation. In this study, the authors address these concerns and propose a novel read-assist sensing scheme. The circuit is simulated using Spectre in 65 nm CMOS technology. Simulation results showed an increased sensing speed, lower power dissipation and enhanced SRAM dynamic cell stability. A complete comparison is made between the proposed scheme, the conventional circuit and another state of the art design, which shows speed improvement of 55.34, 66.01% and power reduction of 21.33, 89.09% with respect to conventional sense amplifier and the referenced scheme, respectively. These enhancements are at the expense of negligible area overhead. Also, the proposed scheme enables one to reduce the cell's VDD by 227 and 345 mV for the same operating frequency with respect to conventional and referenced circuits, respectively. This results in leakage power reduction of 19.7 and 30% which constitutes a considerable portion of overall power dissipation in nanoscale SRAMs.


    1. 1)
    2. 2)
      • J.M. Rabaey , A. Chandrakasan , B. Nikolic . (2003) Digital integrated circuits – a design perspective.
    3. 3)
      • Semico Roadmap for Die Area Partitioning 1999–2017, Semico Research Corp, 2007.
    4. 4)
    5. 5)
      • Khellah, M., Ye, Y., Nam, S.K.: `Wordline and bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65 nm CMOS designs', IEEE Symp. VLSI Circuits Digital Technical Papers, 2006, p. 9–10.
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • Wincht, B., Larguier, J.Y., Landsiedel, D.S.: `A 1.5 V 1.7 ns 4 k×32 SRAM with a fully-differential auto-power-down current sense amplifier', Proc. ISSCC, February 2003, p. 462–508.
    13. 13)
    14. 14)
      • Bhargava, M., McCartney, M.P., Hoefler, A., Mai, K.: `Low-overhead, digital offset compensated, SRAM sense amplifiers', IEEE Custom Integrated Circuits Conf., 2009, p. 705–708.
    15. 15)
    16. 16)
      • Choudhary, A., Kundu, S.: `A process variation tolerant self-compensating sense amplifier design', Proc. IEEE Computer Society Annual Symp. VLSI, 2009, p. 263–267.
    17. 17)
    18. 18)
    19. 19)
    20. 20)

Related content

This is a required field
Please enter a valid email address