© The Institution of Engineering and Technology
A machine learning-based predictive model design space exploration (DSE) method for high-level synthesis (HLS) is presented. The method creates a predictive model for a training set until a given error threshold is reached and then continues with the exploration using the predictive model avoiding time-consuming synthesis and simulations of new configurations. Results show that the authors’ method is on average 1.92 times faster than a genetic-algorithm DSE method generating comparable results, whereas it achieves better results when constraining the DSE runtime. When compared with a previously developed simulated annealer (SA)-based method, the proposed method is on average 2.09 faster, although again achieving comparable results.
References
-
-
1)
-
G. Ascia ,
V. Catania ,
A.G. Di Nuovo ,
M. Palesi ,
D. Patti
.
Efficient design space exploration for application specific systems-on-a-chip.
J. Syst. Archit.
,
733 -
750
-
2)
-
Haubelt, C., Teich, J.: `Accelerating design space exploration', International Conference on ASIC, 2003, p. 79–84.
-
3)
-
I. Ahmad ,
M. Dhodi ,
F. Hielscher
.
Design-space exploration for high-level synthesis.
Comput. Commun.
,
491 -
496
-
4)
-
Haubelt, C., Teich, J.: `CHARMED: a multi-objective co–synthesis framework for multi–mode embedded systems', ASAP, 2004, p. 28–40.
-
5)
-
B. So ,
M.W. Hall ,
P.C. Diniz
.
A Compiler approach to fast hardware design space exploration in FPGA-based systems.
IET Comput. Digit. Tech.
,
165 -
176
-
6)
-
I.D.L. Anderson ,
M.A. SKhalid
.
SC build: a computer–aided design tool for design space exploration of embedded central processing unit cores for field-programmable gates arrays.
IET Comput. Digit. Tech.
,
24 -
32
-
7)
-
8)
-
M. Hall ,
E. Frank ,
G. Holmes ,
B. Pfahringer ,
P. Reutemann ,
I.H. Witten
.
The WEKA data mining software: an update.
ACM SIGKDD Explor. Newslett.
,
1 ,
10 -
18
-
9)
-
Carrion Schafer, B., Takenaka, T., Wakabayashi, K.: `Adaptive simulated annealer for high level synthesis design space exploration', VLSI DAT, 2009, p. 509–519.
-
10)
-
M. Holzer ,
B. Knerr ,
M. Rupp
.
Design space exploration with evolutionary multi-objective optimisation.
Proc. Ind. Embedded Syst.
,
125 -
133
-
11)
-
A. David ,
V. Veldhuizen ,
B.G. Lamont
.
On measuring multiobjective evolutionary algorithm performance.
Cong. Evol. Comput.
,
204 -
211
-
12)
-
T. Givargis ,
F. Vahid ,
J. Henkel
.
System-level exploration for pareto-optimal configurations in parameterized system-on-a-chip.
IEEE Trans. VLSI Syst.
,
4 ,
416 -
422
-
13)
-
G. Ascia ,
V. Catania ,
M. Palesi
.
A GA-based design space exploration framework for parameterized system-on-a-chip platforms.
IEEE Trans. Evol. Comput.
,
4 ,
329 -
345
-
14)
-
I.H. Witten ,
E. Frank
.
(2005)
Data mining.
-
15)
-
D. Kalyanmoy ,
S. Agrawal ,
A. Pratap ,
T. Meyarivan
.
A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: Nsga-ii.
Parallel Prob. Solving Nat.
,
849 -
858
-
16)
-
B. Carrion Schafer ,
K. Wakabayashi
.
Design space exploration acceleration through operation clustering.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)
,
1 ,
153 -
157
-
17)
-
B. So ,
P.C. Diniz ,
M.W. Hall
.
Using estimates from behavioral synthesis tools in compiler–directed design space exploration.
DAC
,
512 -
519
-
18)
-
E. Zitzler ,
L. Thiele ,
M. Laumanns ,
C. Fonseca ,
V.G. da Fonseca
.
Performance assessment of multiobjective optimizers: an analysis and review.
IEEE Trans. Evol. Comput.
,
117 -
132
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2011.0115
Related content
content/journals/10.1049/iet-cdt.2011.0115
pub_keyword,iet_inspecKeyword,pub_concept
6
6