© The Institution of Engineering and Technology
Advanced and dynamic calibration techniques for maximising the link performance of parallel source–synchronous interfaces are introduced and demonstrated in this study, using as a case study a 533 MHz DDR2 SDRAM memory interface implemented in 90 nm standard complementary metal-oxide-semiconductor (CMOS), whereas most of them have been validated at 800 MHz too. A novel dynamic strobe masking system (DSMS) has also been employed which, in contrast to traditional techniques, adjusts dynamically the length of the masking signal in real time, based on the incoming strobe. Furthermore, optimal data capture is achieved by employing a fast bit-deskew calibration engine, while also a novel I/O calibration scheme is included. Post-layout simulation results demonstrate that the dynamic calibration and skew compensation techniques employed improve the timing margin while providing advanced robustness over process, voltage and temperature variations.
References
-
-
1)
-
Magro, J.: `Method and apparatus for preventing data corruption during a memory access command postamble', United States, 6,918,016, July 2005.
-
2)
-
Korger, P., Moss, R.: `Method and apparatus for calibrating DQS qualification in a memory controller', United States, 6,600,681, July 2003.
-
3)
-
T. Matano ,
Y. Takai ,
T. Takahashi
.
A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer.
IEEE J. Solid-State Circuits
,
5 ,
762 -
768
-
4)
-
Telem, H., Yoeli, H., Glazer, O.: `Qualified data strobe signal for double data rate memory controller module', United States, 7,345,933, March 2008.
-
5)
-
N.A. Kurd
.
A multigigahertz clocking scheme for the Pentium® 4 microprocessor.
IEEE J. Solid-State Circuits
,
11 ,
1647 -
1653
-
6)
-
J. Tyhach ,
B. Wang ,
C. Sung
.
A 90-nm FPGA I/O buffer design with 1.6-Gb/s data rate for source-synchronous system and 300-MHz clock rate for external memory interface.
IEEE J. Solid-State Circuits
,
9 ,
1829 -
1838
-
7)
-
Amarilio, L., Schkolnik, D., Nadir, O.: `Method and apparatus for DQS postamble detection and drift compensation in a double data rate (DDR) physical interface', United States, 7,675,811 B2, March 2010.
-
8)
-
Alexandropoulos, A., Davrazos, E., Plessas, F., Birbas, M.: `A novel 1.8 V, 1066Mbps, DDR2 DFI-compatible, memory interface', Proc IEEE Annual Symp. on VLSI, July 2010, Kefalonia, Greece, p. 387–392.
-
9)
-
Bhatti, R., Denneau, M., Draper, J.: `Data strobe timing of DDR2 using a statistical random sampling technique', Proc. 50th IEEE Int. Midwest Symp. on Circuits and Systems, August 2007, Montreal, p. 1114–1117.
-
10)
-
Denali Software Inc.: ‘DDR PHY interface (DFI) specification’ version 2.0 (Denali Software Inc., 2008).
-
11)
-
(2007)
Specialty DDR2–1066 SDRAM.
-
12)
-
B. Keeth ,
R.J. Baker ,
B. Johnson ,
F. Lin
.
(2008)
DRAM circuit design.
-
13)
-
Yoo, C., Kyung, K.-H., Lim, K.: `A 1.8 V 700-Mb/s/pin 512-Mb DDR-II SDRAM with on-die termination and off-chip driver calibration', Proc. IEEE Int. Solid-State Circuits Conf. on Digest of Technical Papers, 2003, San Francisco, p. 312–496.
-
14)
-
H. Fujisawa ,
S. Kubouchi ,
K. Kuroki
.
An 8.1-ns column-access 1.6-Gb/s/pin DDR3 SDRAM with an 8:4 multiplexed data-transfer scheme.
IEEE J. Solid-State Circuits
,
1 ,
201 -
209
-
15)
-
Kizer, J.M., Doraiswamy, S., Lau, B.: `Strobe masking in a signaling system having multiple clock domains', United States, 7,543,172 B2, June 2009.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0143
Related content
content/journals/10.1049/iet-cdt.2010.0143
pub_keyword,iet_inspecKeyword,pub_concept
6
6