© The Institution of Engineering and Technology
Conventional rigid and generalpurpose on-chip networks occupy significant logic and wire resources in field-programmable gate arrays (FPGAs). To reduce the area cost, the authors present a topology customisation technique, using which on-demand network interconnects are systematically established in reconfigurable hardware. First, the authors present a design of a customised crossbar switch, where physical topologies are identical to logical topologies for a given application. A multiprocessor system combined with the presented custom crossbar has been designed with the ESPAM design environment and prototyped in the FPGA device. Experiments with practical applications show that the custom crossbar occupies significantly less area, maintains higher performance and reduces the power consumption, when compared with the general-purpose crossbars. In addition, the authors present that configuration performance and cost can be improved by reducing the functional area cost in FPGAs. Second, a customisation technique for the circuit-switched network-on-chip (NoC) is presented, where only necessary half-duplex interconnects are established for a given application mapping. The presented customised NoC is implemented in FPGA and results indicate that the area is reduced by 66%, when compared with the general-purpose networks.
References
-
-
1)
-
Alpha Data Parallel Systems, Ltd., http://www.alpha-data.com.
-
2)
-
Hur, J.Y., Stefanov, T., Wong, S., Vassiliadis, S.: `Customizing reconfigurable on-chip crossbar scheduler', IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors (ASAP’07), July 2007, p. 210–215.
-
3)
-
Dally, W.J., Towles, B.: `Route packets, not wires: on-chip interconnection networks', Design Automation Conf. (DAC’01), June 2001, p. 684–689.
-
4)
-
K. Lahiri ,
A. Raghunathan ,
G. Lakshminarayana ,
S. Dey
.
Design of high-performance system-on-chips using communication architecture tuners.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
,
5 ,
620 -
636
-
5)
-
Hur, J.Y.: `Customizing and hardwiring on-chip interconnects in FPGAs', February 2011, PhD, TU Delft.
-
6)
-
Bartels, C., Huisken, J., Goossens, K., Groeneveld, P., Meerbergen, J.V.: `Comparison of an Æthereal network on chip and a traditional interconnect for a multi-processor DVB-T system on chip', Int. Conf. on Very Large Scale Integration (VLSI-SoC'06), October 2006, p. 80–85.
-
7)
-
Pasricha, S., Dutt, N., Ben-Romdhane, M.: `Constraint-driven bus matrix synthesis for MPSoC', Asia and South Pacific Design Automation Conf. (ASP-DAC’06), January 2006, p. 30–35.
-
8)
-
Wolkotte, P.T., Smit, G.J.M., Smit, L.T.: `Partitioning of a DRM receiver', Int. OFDM-Workshop, September 2004, p. 299–304.
-
9)
-
Sekar, K., Lahiri, K., Raghunathan, A., Dey, S.: `FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology', Design Automation Conf. (DAC’05), June 2005, p. 571–574.
-
10)
-
Lee, H.G., Ogras, U.Y., Marculescu, R., Chang, N.: `Design space exploration and prototyping for on-chip multimedia applications', Design Automation Conf. (DAC’06), July 2006, p. 137–142.
-
11)
-
Murali, S., De Micheli, G.: `Bandwidth-constrained mapping of cores onto NoC architectures', Int. Conf. on Design, Automation and Test in Europe (DATE'04), February 2004, p. 896–901.
-
12)
-
T.A. Bartic ,
J.-Y. Mignolet ,
V. Nollet
.
Topology adaptive network-on-chip design and implementation.
IEE Proc., Comput. Digit. Tech.
,
4 ,
467 -
472
-
13)
-
Hu, J., Marculescu, R.: `Energy-aware mapping for tile-based NoC architectures under performance constraints', Asia and South Pacific Design Automation Conf. (ASP-DAC’03), January 2003, p. 233–239.
-
14)
-
Hur, J.Y., Stefanov, T., Wong, S., Vassiliadis, S.: `Systematic customization of on-chip crossbar interconnects', Int. Workshop on Applied Reconfigurable Computing (ARC’07), March 2007, p. 61–72.
-
15)
-
Ramamurthi, V., McCollum, J., Ostler, C., Chatha, K.S.: `System-level methodology for programming CMP based multi-threaded network processor architectures', IEEE Computer Society Annual Symp. on VLSI (ISVLSI’05), May 2005, p. 110–116.
-
16)
-
Nikolov, H., Stefanov, T., Deprettere, E.: `Efficient automated synthesis, programming, and implementation of multi-processor platforms on FPGA chips', Int. Conf. on Field Programmable Logic and Applications (FPL’06), August 2006, p. 323–328.
-
17)
-
Nikolov, H., Stefanov, T., Deprettere, E.: `Multi-processor system design with ESPAM', Int. Conf. on HW/SW Codesign and System Synthesis (CODES-ISSS’06), October 2006, p. 211–216.
-
18)
-
de Kock, E.A., Essink, G., Smit, W.J.M.: `YAPI: application modeling for signal processing systems', Design Automation Conf. (DAC'00), June 2000, p. 402–405.
-
19)
-
Kienhuis, B., Rijpkema, E., Deprettere, E.: `Compaan: deriving process networks from Matlab for embedded signal processing architectures', Int. Workshop on Hardware/Software Codesign (CODES'00), May 2000, p. 13–17.
-
20)
-
Xilinx, Inc., http://www.xilinx.com.
-
21)
-
Kim, M.M., Davis, J.D., Oskin, M., Austin, T.: `Polymorphic on-chip networks', Int. Symp. on Computer Architecture (ISCA'08), June 2008, p. 101–112.
-
22)
-
S. Murali ,
L. Benini ,
G. De Micheli
.
An application-specific design methodology for on-chip crossbar generation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
,
7 ,
1283 -
1296
-
23)
-
DeHon, A.: `Reconfigurable architectures for general-purpose computing', September 1996, PhD, Massachusetts Institute of Technology.
-
24)
-
K. Goossens ,
J. Dielissen ,
A. Radulescu
.
Æthereal network on chip: concepts, architectures, and implementations.
IEEE Des. Test Comput.
,
5 ,
414 -
421
-
25)
-
D. Bertozzi ,
A. Jalabert
.
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip.
IEEE Trans. Parallel Distrib. Syst.
,
2 ,
113 -
129
-
26)
-
Jiang, X., Wolf, W., Henkel, J., Chakradhar, S.: `H. 264 HDTV decoder using application-specific networks-on-chip', Int. Conf. on Multimedia and Expo (ICME'05), July 2005, p. 1508–1511.
-
27)
-
I. Kuon ,
J. Rose
.
Measuring the gap between FPGAs and ASICs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
,
2 ,
203 -
215
-
28)
-
Meloni, P., Camplani, M., Raffo, L., Carta, S.M., Murali, S., De Micheli, G.: `Routing aware switch hardware customization for networks on chips', Int. Conf. on Nano-Networks (Nano-Net’06), September 2006, p. 1–5.
-
29)
-
G.K. Rauwerda ,
P.M. Heysters ,
G.J.M. Smit
.
Mapping wireless communication algorithms onto a reconfigurable architecture.
J. Supercomput.
,
3 ,
263 -
282
-
30)
-
Wilton, S.J.E., Ho, C.H., Leong, P.H.W., Luk, W., Quinton, B.: `A synthesizable datapath oriented embedded FPGA fabric', Int. Symp. on Field-Programmable Gate Arrays (FPGA'07), February 2007, p. 33–41.
-
31)
-
J. Hu ,
U.Y. Ogras ,
R. Marculescu
.
System-level buffer allocation for application-specific networks-on-chip Router design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
,
12 ,
2919 -
2933
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0105
Related content
content/journals/10.1049/iet-cdt.2010.0105
pub_keyword,iet_inspecKeyword,pub_concept
6
6