http://iet.metastore.ingenta.com
1887

Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles

Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Dynamically reconfigurable platforms based on network-on-chips (NoC) could be a viable option for the deployment of large heterogeneous multicore designs. The dynamic nature of these platforms will mean that run-time application mapping and core management will represent a key challenge since the exact tasks requirements and workloads will not be known a priori. Considering the Manhattan distance among tasks as a measure of efficiency for a mapped application, this study proposes a distributed stochastic dynamic task mapping strategy for mapping applications efficiently onto a large dynamically reconfigurable NoC. The effectiveness of the mapping scheme is investigated considering the transient and steady states of the dynamic platform. The comparison with state-of-the-art centralised dynamic task mapping methods shows more than 26.4% improvement in application communication distance during steady state, which implies lower energy consumption and lower execution time.

References

    1. 1)
      • Borkae, S.: `Thousand core chips – a technology perspective', Proc. Design Automation Conf., 2007, p. 746–749.
    2. 2)
    3. 3)
      • Hosseinabady, M., Nunez-Yanez, J.L., Coppola, A.M.: `Task dispersion measurement in dynamic reconfigurable NoCs', IEEE Computer Society Annual Symp. on VLSI (ISVLSI), 2010, p. 167–172.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • Al Faruque, M.A., Krist, R., Henkel, J.: `ADAM: run-time agent-based distributed application mapping for on-chip communication', Proc. 45th Annual Design Automation Conf., 2008, p. 760–765.
    8. 8)
      • The OpenCL specification, Khronos OpenCL Work Group, version 1.1, 2010. Available at http://www.khronos.org/.
    9. 9)
      • Berkeley Emulation Engine, Available at http://bwrc.eecs.berkeley.edu/research/bee/.
    10. 10)
      • Ye, T.T., Benini, L., De Micheli, G.: `Analysis of power consumption on switch fabrics in network routers', Proc. 39th Annual Design Automation Conf., 2002, p. 524–529.
    11. 11)
    12. 12)
    13. 13)
      • J. Duato , S. Yalamanchili , L.M. Ni . (2003) Interconnection networks: an engineering approach.
    14. 14)
      • Task Graph For Free (TGFF v3.0) Keith Vallerio, 2003. Available at http://ziyang.eecs.umich.edu/~dickrp/tgff/.
    15. 15)
    16. 16)
      • Concer, N., Bononi, L., Soulie, M., Locatelli, R.: `CTC: and end-to-end flow control protocol for multi-core system-on-chip', ACM/IEEE Int. Symp. on Networks-on-Chip, 2009, p. 193–202.
    17. 17)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0097
Loading

Related content

content/journals/10.1049/iet-cdt.2010.0097
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address