http://iet.metastore.ingenta.com
1887

Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips

Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

System-on-chip (SOC) designs comprised of a number of embedded cores are widespread in today's integrated circuits. Embedded core-based design is likely to be equally popular for three-dimensional integrated circuits (3D ICs), the manufacture of which has become feasible in recent years. 3D integration offers a number of advantages over traditional 2D technologies, such as the reduction in the average interconnect length, higher performance, lower interconnect power consumption and smaller IC footprint. Despite recent advances in 3D fabrication and design methods, no attempt has been made thus far to design a 1500-style test wrapper for an embedded core that spans multiple layers in a 3D SOC. This study addresses wrapper optimisation in 3D ICs based on through-silicon vias (TSVs) for vertical interconnects. The authors objective is to minimise the scan-test time for a core under constraints on the total number of TSVs available for testing. The authors present an optimal solution based on an integer linear programming model as well as two polynomial-time heuristic solutions. Simulation results are presented for embedded cores from the ITC 2002 SOC test benchmarks.

References

    1. 1)
      • Marinissen, E.J., Iyengar, V., Chakrabarty, K.: `A set of benchmarks for modular testing of SOCs', Proc. Int. Test Conf., October 2002, Baltimore, USA, p. 519–528.
    2. 2)
      • (2005) IEEE standard testability method for embedded core-based integrated circuits.
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • Weerasekera, R.: `Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs', Proc. ICCAD, 2007, p. 212–219.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • Puttaswamy, K., Loh, G.H.: `The impact of 3-dimensional integration on the design of arithmetic units', Proc. IEEE Int. Symp. on Circuits and Systems, 2006.
    12. 12)
      • Puttaswamy, K., Loh, G.H.: `Thermal herding: microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors', IEEE High Perform. Comput. Archit., 2007, p. 193–204.
    13. 13)
      • Puttaswamy, K., Loh, G.H.: `Scalability of 3D-integrated arithmetic units in high-performance microprocessors', Proc. Design Automation Conf., 2007, p. 622–625.
    14. 14)
      • X. Wu , P. Falkenstern , K. Chakrabarty , Y. Xie . Scan-chain design and optimization for 3D ICs. ACM J. Emerg. Technol. Comput. Syst. , 9
    15. 15)
      • Wu, X., Chen, Y., Chakrabarty, K., Xie, Y.: `Test-access mechanism optimisation for core-based three-dimensional SOCs', Proc. ICCD, 2008.
    16. 16)
      • Marinissen, E.J., Goel, S.K., Lousberg, M.: `Wrapper design for embedded core test', Proc. Int. Test Conf., 2000, p. 911–920.
    17. 17)
      • Huang, Y.: `Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm', Proc. Int. Test Conf., 2002, p. 74–82.
    18. 18)
    19. 19)
      • Xu, Q., Nicolici, N.: `Resource-constrained system-on-a-chip test: a survey', Proc. Computers and Digital Techniques, 2005, 152, p. 67–81.
    20. 20)
      • Jiang, L., Huang, L., Xu, Q.: `Test architecture design and optimisation for three-dimensional SoCs', Proc. DATE, 2009, p. 220–225.
    21. 21)
      • H. Paul Williams . (2005) Model building in mathematical programming.
    22. 22)
      • D. Bertsimas , J. Tsitsiklis . (1997) Introduction to linear optimisation.
    23. 23)
      • FICO. Xpress-MP: Available at http://www.fico.com/en/Products/DM Tools/Pages/FICO-Xpress-Optimization-Suite.aspx, accessed November 2009.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2009.0111
Loading

Related content

content/journals/10.1049/iet-cdt.2009.0111
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address