Stacking magnetic random access memory atop microprocessors: an architecture-level evaluation

Stacking magnetic random access memory atop microprocessors: an architecture-level evaluation

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Magnetic random access memory (MRAM) has been considered as a promising memory technology because of its attractive properties such as non-volatility, fast access, zero standby leakage and high density. Although integrating MRAM with complementary metal-oxide-semiconductor (CMOS) logic may incur extra manufacturing cost because of the hybrid magnetic-CMOS fabrication process, it is feasible and cost-effective to fabricate MRAM and CMOS logic separately and then integrate them using 3D stacking. In this work, we first studied the MRAM properties and built an MRAM cache model in terms of performance, energy and area. Using this model, we evaluated the impact of stacking MRAM caches atop microprocessor cores and compared MRAM against its static random access memory (SRAM) and dynamic random access memory (DRAM) counterparts. Our simulation result shows that MRAM stacking can provide competitive instruction-per-cycle (IPC) performance with a large reduction in power consumption.


    1. 1)
      • Dong, X., Wu, X., Sun, G.: `Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement', Proc. Design Automation Conf., 2008, p. 554–559.
    2. 2)
      • Motoyoshi, M., Yamamura, I., Ohtsuka, W.: `A study for 0.18 µm high-density MRAM', Proc. Int. Symp. on VLSI Technology, 2004, p. 22–23.
    3. 3)
      • Tanizaki, H., Tsuji, T., Otani, J.: `A high-density and high-speed 1T-4MTJ MRAM with voltage offset self-reference sensing scheme', Proc. Asian Solid-State Circuits Conf., 2006, p. 303–306.
    4. 4)
      • Tsuchida, K., Inaba, T., Fujita, K.: `A 64 Mb MRAM with clamped-reference and adequate-reference schemes', Proc. Int. Solid-State Circuits Conf., 2010, p. 268–269.
    5. 5)
      • Hosomi, M., Yamagishi, H., Yamamoto, T.: `A novel nonvolatile memory with spin torque transfer magnetization switching: spin-RAM', Proc. Int. Electron Devices Meeting, 2005, p. 459–462.
    6. 6)
      • Kawahara, T., Takemura, R., Miura, K.: `2 Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read', Proc. Int. Solid-State Circuits Conf., 2007, p. 480–617.
    7. 7)
      • Desikan, R., Lefurgy, C.R., Keckler, S.W., Burger, D.: `On-chip MRAM as a high-bandwidth low-latency replacement for DRAM physical memories', Tech., 2002.
    8. 8)
      • Desikan, R., Keckler, S., Burger, D.: `Assessment of MRAM technology characteristics and architectures', Tech., 2002.
    9. 9)
    10. 10)
    11. 11)
      • Chen, Y., Wang, X., Li, H., Liu, H., Dimitrov, D.V.: `Design margin exploration of spin-torque transfer RAM (SPRAM)', Proc. Int. Symp. on Quality Electronic Design, 2008, p. 684–690.
    12. 12)
      • Zhao, W., Belhaire, E., Mistral, Q.: `Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic- CMOS design', Proc. Int. Behavioral Modeling and Simulation Workshop, 2006, p. 40–43.
    13. 13)
      • Thoziyoor, S., Muralimanohar, N., Ahn, J.-H., Jouppi, N.P.: `CACTI 5.1 Technical Report', Tech., 2008.
    14. 14)
      • The MOSIS Service, available at:, 2008.
    15. 15)
      • Krewel, K.: `Alpha ev7 processor: a high-performance tradition continues', Microprocessor Report, 2005.
    16. 16)
    17. 17)
      • NASA Advanced Supercomputing Division: NAS Parallel Benchmarks: available at:
    18. 18)
      • Bienia, C., Kumar, S., Singh, J.P., Li, K.: `The PARSEC benchmark suite: characterization and architectural implications', Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, 2008, p. 72–81.
    19. 19)
    20. 20)
      • Loi, G.L., Agrawal, B., Srivastava, N.: `A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy', Proc. Design Automation Conf., 2006, p. 991–996.
    21. 21)
      • Schechter, S., Loh, G.H., Straus, K., Burger, D.: `Use ECP, not ECC, for hard failures in resistive memories', Proc. Int. Symp. on Computer Architecture, 2010, p. 141–152.
    22. 22)
      • Zhou, P., Zhao, B., Yang, J., Zhang, Y.: `A durable and energy efficient main memory using phase change memory technology', Proc. Int. Symp. on Computer Architecture, 2009, p. 14–23.
    23. 23)
      • Qureshi, M.K., Srinivasan, V., Rivers, J.A.: `Scalable high performance main memory system using phase-change memory technology', Proc. Int. Symp. on Computer Architecture, 2009, p. 24–33.

Related content

This is a required field
Please enter a valid email address