Your browser does not support JavaScript!

Low energy multi-stage level converter for sub-threshold logic

Low energy multi-stage level converter for sub-threshold logic

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Robustness is the main concern in the design of level converters (LCs) for sub-threshold voltage applications. Besides this, when a sub-threshold voltage is applied to the input of the LC, the output transition time of the LC is very long and the short-circuit current through the logic gates that are driven by the LC output is large. The circuit's total energy consumption increases. In this study, a novel single-stage LC that can operate robustly for sub-threshold signal is firstly presented. Based on the single-stage LC circuit, a multi-stage sub-threshold LC structure is proposed, which features similar operation robustness, and at the same time, greatly reduces the output transition time of the LC. As a result, the circuit's total energy consumption (including that of the fanout logic gates) is significantly reduced. Extensive simulations were carried out to demonstrate the operation robustness of the authors proposed multi-stage sub-threshold LC. Measurements were done on a fabricated test chip to verify the operation and demonstrate the performance improvement of the design.


    1. 1)
      • Ge, R., Feng, X., Cameron, K.W.: `Performance-constrained distributed DVS scheduling for scientific applications on power-aware clusters', Proc. ACM/IEEE SC Conf. Supercomputing, 2005, p. 34–44.
    2. 2)
      • Kanno, Y., Mizuno, H., Tanaka, K.: `Level converters with high immunity to power supply bouncing for high-speed sub-1-VLSIs', Digest of Technical Papers Symp. VLSI Circuits, 2000, p. 202–203.
    3. 3)
    4. 4)
      • ‘65 nm BSIM4 model card for bulk CMOS’, available at
    5. 5)
      • Usami, K., Horowitz, M.: `Clustered voltage scaling technique for low power design', Proc. Int. Symp. Low Power Electronics and Design, 2005, p. 3–8.
    6. 6)
    7. 7)
      • Ferre, A., Figueras, J.: `Characterization of leakage power in CMOS technologies', IEEE Int. Conf. Electronics, Circuits and Systems, 1998, p. 185–188.
    8. 8)
      • Wang, W.T., Ker, M.D., Chiang, M.C.: `Level shifters for high-speed 1 to 3.3 V interfaces in a 0.13 µm Cu-interconnection/low-k CMOS Technology', Digest of Technical Papers Symp. on VLSI Circuits, 2001, p. 307–310.
    9. 9)
      • Verma, N., Chandrakasan, A.: `A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy', IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, 2007, p. 328–329.
    10. 10)
    11. 11)
      • Zhai, B., Nazhandali, L., Olson, J.: `A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency', Digest of technical Papers Symp. VLSI Circuits, 2006, p. 154–155.
    12. 12)
    13. 13)
    14. 14)
      • Sze, V., Blazquez, R., Bhardwai, M.: `An energy efficient sub-threshold baseband processor architecture for pulsed ultra-wideband communications', Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing, 2006, p. 908–911.
    15. 15)
      • Chang, I.J., Kim, J.-J., Roy, K.: `Robust level converter design for sub-threshold logic', Proc. Int. Symp. Low Power Electronics and Design, 2006, p. 14–19.
    16. 16)
      • Shao, H., Tsui, C.Y.: `A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic', 33rdEuropean Solid-State Conf., 2007, p. 312–315.

Related content

This is a required field
Please enter a valid email address