References

• 1. 1)
     • S. Eyerman , M. Eeckhout . System-level performance metrics for multiprogram workloads. IEEE Micro. IEEE Comput. Soc. , 3 , 42 - 53
  2. 2)
     • Papamarcos, M.S., Patel, J.H.: `A low overhead coherence. Solution for multiprocessors with private cache memories', Proc. 11th ISCA, 1984, p. 348–354.
  3. 3)
     • Perelman, E., Hamerly, G., Van Biesbrouck, M., Sherwood, T., Calder, B.: `Using SimPoint for accurate and efficient simulation', SIGMETRICS, 2003, p. 318–319.
  4. 4)
     • Winter, J.A., Albonesi, D.H.: `Scheduling algorithms for unpredictably heterogeneous CMP architectures', DSN, 2008, p. 42–51.
  5. 5)
     • Fedorova, A., Vengerov, D., Doucette, D.: `Operating system scheduling on heterogeneous core systems', Proc. First Workshop on Operating System Support for Heterogeneous Multicore Architectures, at PACT 2007, September 2007, Brasov, Romania.
  6. 6)
     • El-Moursy, A., Garg, R., Albonesi, D.H., Dwarkadas, S.: `Compatible phase co-scheduling on a CMP of multi-threaded processors', IPDPS, 2006.
  7. 7)
     • Batson, W., Madison, D.: `Measurements of major locality phases in symbolic reference strings', Proc. 1976 Int. Symp. on Computer Performance and Modeling, Measurement and Evaluation, ACM SIGMETRICS and IFIP WG7.3, March 1976, p. 75–84.
  8. 8)
     • Dhodapkar, A.S., Smith, J.E.: `Managing multi-configuration hardware via dynamic working set analysis', Proc. Int. Symp. on Computer Architecture, May 2002, p. 233–244.
  9. 9)
     • Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: `Automatically characterizing large scale program behavior', Proc. Int. Conf. on Architectural Support for Programming Languages and Operating Systems, October 2002, p. 45–57.
  10. 10)
      • Denning, P.: `On modeling the behavior of programs', Proc. AFIPS Conf. 40 (SJCC), 1972, p. 937–944.
  11. 11)
      • Shelepov, D., Fedorova, A.: `Scheduling on heterogeneous multicore processors using architectural signatures', Proc. Workshop on the Interaction between Operating Systems and Computer Architecture, in conjunction with ISCA-35, 2008, Beijing, China.
  12. 12)
      • Huang, M., Reneau, J., Torrellas, J.: `Positional adaptation of processors: application to energy reduction', Proc. 2003 Int. Symp. on Computer Architecture, June 2003, p. 157–168.
  13. 13)
      • Fedorova, A., Seltzer, M., Smith, M.D.: `Improving performance isolation on chip multiprocessors via an operating system scheduler', Proc. 6th Int. Conf. on Parallel Architectures and Compilation Techniques, at PACT 2007, September 2007, Brasov, Romania.
  14. 14)
      • Suleman, M.A., Mutlu, O., Qureshi, M.K., Patt, Y.N.: `Accelerating critical section execution with asymmetric multi-core architectures', Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), 2009.
  15. 15)
      • Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: `The SPLASH-2 programs: characterization and methodological considerations', Proc. 1995 Int. Symp. on Computer Architecture, Santa Margherita Ligure, June 1995, Italy, p. 24–36.
  16. 16)
      • Sherwood, T., Sair, S., Calder, B.: `Phase tracking and prediction', Proc. Int. Symp. on Computer Architecture, June 2003, p. 336–347.
  17. 17)
      • Kumar, R., Tullsen, D., Ranganathan, P., Jouppi, N., Keith, F.D.: `Single-ISA heterogeneous multi-core architectures for multithreaded workload performance', 31stInt. Symp. on Computer Architecture, ISCA-31, June 2004.
  18. 18)
      • A. Madison , A. Batson . Characteristics of program localities. Commun. ACM , 5 , 285 - 294
  19. 19)
      • Suleman, M.A., Qureshi, M.K., Patt, Y.N.: `Feedback driven threading: power-efficient and high-performance execution of multithreaded workloads on CMPs', Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), 2008.
  20. 20)
      • J. Renau , B. Fraguela , J. Tuck . SESC simulator.
  21. 21)
      • Sherwood, T., Perelman, E., Calder, B.: `Basic block distribution analysis to find periodic behavior and simulation points in applications', Proc. 2001 Int. Conf. on Parallel Architectures and Compilation Techniques, September 2001, p. 3–14.
  22. 22)
      • Rakesh Kumar, N.L.: `Holistic design for multi-core architectures', 2006, PhD, University of California, San Diego.
  23. 23)
      • Smith, J.E., Dhodapkar, A.S.: `Dynamic microarchitecture adaptation via co-designed virtual machines', IEEE Solid-State Circuits Conf., Digest of Technical Papers, 2002, p. 198–199.