Low power design of phase-change memory based on a comprehensive model

Access Full Text

Low power design of phase-change memory based on a comprehensive model

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In this study, the authors propose non-conventional phase-change memory programming schemes using a comprehensive model, which integrates the underlying electrical and thermal theories. Various pulsing schemes aiming to reduce operation power without compromising performance are assessed based on a calibrated model. Our results suggest that optimisation of power consumption can be done simply by design of pulsing techniques.

Inspec keywords: phase change memories; integrated circuit design; low-power electronics; optimisation

Other keywords: pulsing techniques; phase-change memory programming; optimisation; calibrated model; comprehensive model; low power design; power consumption

Subjects: Semiconductor storage; Optimisation techniques; Digital circuit design, modelling and testing; Optimisation techniques; Memory circuits

References

    1. 1)
      • Liao, Y.B., Lin, J.T., Chiang, M.H., Hsu, W.C.: `Assessment of novel phase change memory programming techniques', Proc. Int. Conf. Electron Devices and Solid State Circuits, December 2008, p. 1–4.
    2. 2)
      • Chao, D.S., Hsu, H.H., Chen, M.J.: `Low programming current phase change memory cell with double GST thermally confined structure', Proc. Int. Symp. VLSI Technology System and Applications, April 2007, p. 1–2.
    3. 3)
      • A. Redaelli , A. Pirovano , A. Benventui , A.L. Lacaita . Threshold switching and phase transition numerical models for phase change memory simulations. J. Appl. Phys. , 11
    4. 4)
      • Liao, Y.B., Chen, Y.K., Chiang, M.H.: `An analytical compact PCM model accounting for partial crystallization', Proc. Int. Conf. Electron Devices and Solid-State Circuit, December 2007, p. 625–628.
    5. 5)
      • S. Senkader , C.D. Wright . Models for phase-change of Ge2Sb2Te5 in optical and electrical memory devices. J. Appl. Phys. , 2 , 504 - 511
    6. 6)
      • Liao, Y.B., Chen, Y.K., Chiang, M.H.: `Phase change memory modeling using Verilog-A', Proc. Int. Behavioral Modeling and Simulation Workshop, September 2007, p. 159–164.
    7. 7)
      • Atwood, G., Bez, R.: `Current status of chalcogenide phase change memory', Device Research Conf. Digest, June 2005, p. 29–33.
    8. 8)
      • Wang, W.H., Chao, D.S., Chen, Y.C.: `Novel T shape structure PCM and electrical-thermal characteristics', Proc. VLSI Technology Systems and Applications, April 2006, p. 1–2.
    9. 9)
      • ‘International technology roadmap for semiconductors’, 2007 edition [Online]. Available: http://www.itrs.net/.
    10. 10)
      • R.A. Cobley , C.D. Wright . Parameterized SPICE model for a phase-change RAM device. IEEE Trans. Electron Devices , 1 , 112 - 118
    11. 11)
      • Y.T. Kim , Y.N. Hwang , K.H. Lee . Programming characteristics of phase change random access memory using phase change simulations. Jpn. J. Appl. Phys. , 2701 - 2705
    12. 12)
      • D.H. Kim , F. Merget , M. Laurenzis , P. Haring , H. Kurz . Electrical percolation characteristics of Ge2Sb2Te5 and Sn doped Ge2Sb2Te5 thin films during the amorphous to crystalline phase transition. J. Appl. Phys. , 8
    13. 13)
      • Lacaita, A.L.: `Physics and performance of phase change memories', Proc. Int. Conf. Simulation of Semiconductor Processes and Devices, September 2005, p. 267–270.
    14. 14)
      • Mohammad, M.G., Terkawi, L., Albasman, M.: `Phase change memory faults', Proc. Int. Conf. VLSI Design Held Jointly with Embedded System and Design, January 2006, p. 108–113.
    15. 15)
      • Liao, Y.B., Lin, J.T., Chiang, M.H.: `Temperature-based phase change memory model for pulsing scheme assessment', Proc. Int. Conf. Integrated Circuit Design and Technology, June 2008, p. 119–202.
    16. 16)
      • X.Q. Wei , L.P. Shi , R. Walia . HSPICE Macromodel of PCRAM for binary and multilevel storage. IEEE Trans. Electron Devices , 1 , 56 - 62
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2009.0037
Loading

Related content

content/journals/10.1049/iet-cdt.2009.0037
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading