References

• 1. 1)
     • Reliability concerns in embedded system designs
  2. 2)
     • Mitra, S., Karnik, T., Seifert, N., Zhang, M.: `Logic soft errors in sub-65 nm technologies design and CAD challenges', Proc. Design Automation Conference (DAC), June 2005, Anaheim, CA, p. 2–4
  3. 3)
     • Impact of CMOS technology scaling on the atmospheric neutron soft error rate
  4. 4)
     • Robust system design with built-in soft-error resilience
  5. 5)
     • Hass, K., Gambles, J.: `Single event transients in deep submicron CMOS', Proc. Midwest Symposium on Circuits and Systems, 1999, p. 122–125
  6. 6)
     • Mitra, S., Zhang, M., Mak, T.M., Seifert, N., Zia, V., Kim, K.S.: `Logic soft errors: a major barrier to robust platform design', Proc. Int. Test Conference, November 2005, p. 687–696
  7. 7)
     • Seifert, N., Shipleg, P., Pant, M.D., Ambrose, V., Gil, B.: `Radiation induced clock jitter and race', Int. Physics Reliability Symposium, April 2005, San Jose, CA, IRPS, p. 215–222
  8. 8)
     • Cohen, N., Sriram, T.S., Leland, N., Moyer, D., Butler, S., Flatley, R.: `Soft error considerations for deep-submicron CMOS circuit applications', Int. Electron Devices Meeting, 1999, Washington, DC, p. 315–318
  9. 9)
     • Fundamental limits of silicon technology
  10. 10)
      • Gate sizing to radiation harden combinational logic
  11. 11)
      • Seifert, N., Slankard, P., Kirsch, M.: `Radiation-induced soft error rates of advanced CMOS bulk devices', Proc. IEEE Int. Physics Symposium, 2006, p. 217–225
  12. 12)
      • Kastensmidt, F., Sterpone, L., Sonza Reorda, M., Carro, L.: `On the optimal design of triple modular redundancy logic for SRAM-based FPGAs', Proc. IEEE Design, Automation and Test in Europe, 2005, p. 1290–1295
  13. 13)
      • TMR voting in the presence of crosstalk faults at the voter inputs
  14. 14)
      • Analysis of the robustness of the TMR architecture in SRAM-based FPGAs
  15. 15)
      • 32-BIT processing unit for embedded space flight applications
  16. 16)
      • Gaisler, J.: `A portable and fault-tolerant microprocessor based on the SPARC V8 architecture', Proc. IEEE/IFIP Int. Conf. Dependable Systems and Networks, June 2002, p. 409–415
  17. 17)
      • Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits
  18. 18)
      • SEU hardened memory cells for CCSDS reed Solomon encoder
  19. 19)
      • Zhao, Y., Dey, S.: `Separate dual-transistor registers – a circuit solution for on-line testing of transient error in UDSM-IC', Proc. 9th IEEE Int. On-Line Testing Symposium, 2003, p. 7–11
  20. 20)
      • Monnier, T., Roche, F.M., Cathebras, G.: `Flip-flop hardening for space applications', Proc. IEEE Workshop on Memory Technology, Design and Testing, 1998, p. 104–107
  21. 21)
      • Wang, L., Yue, S., Zhao, Y.: `Low-overhead SEU-tolerant latches', Proc. Int. Conf. Microwave and Millimeter Wave Technology, April 2007, China, p. 1–4
  22. 22)
      • Latch susceptibility to transient faults and new hardening approach
  23. 23)
      • Zhu, D., Melhem, R., Mosse, D.: `The effects of energy management on reliability in real-time embedded systems', Proc. Int. Conf. CAD, 2004, p. 35–40
  24. 24)
      • Seifert, N., Moyer, D., Leland, N., Hokinson, R.: `Historical trend in alpha-particle induced soft error rates of the alpha microprocessor', Proc. 39th IEEE Int. Reliability Physics Symposium, 2001, p. 259–265
  25. 25)
      • Fazeli, M., Patooghy, A., Miremadi, S.G., Ejlali, A.: `Feedback redundancy: a power-aware SEU-tolerant latch design in DSM technologies', Proc. IEEE/IFIP Int. Conf. Dependable Systems and Networks, June 2007, Edinburg, UK, p. 276–285
  26. 26)
      • Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., Kim, K.S.: `Combinational logic soft error correction', Proc. IEEE Int. Test Conference, November 2006, Santa Clara, California, USA, p. 1–9
  27. 27)
      • Zhang, M., Shanbhag, N.: `A transient-tolerant high-performance circuit style', Proc. IEEE Workshop on System Effects of Logic Soft Errors, Urbana Champaign, April 2006, Illinois
  28. 28)
      • Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kee, S.K.: `Soft error resilient system design through error correction', Proc. IFIP Int. Conf. Very Large Scale Integration, October 2006, p. 332–337
  29. 29)
      • Edge triggered pulse latch design with delayed latching edge for radiation hardened application
  30. 30)
      • Design for soft error mitigation
  31. 31)
      • Anghel, L., Alexandrescu, D., Nicolaidis, M.: `Evaluation of a soft error tolerance technique based on time and/or space redundancy', Proc. 13th Symposium on Integrated Circuits and Systems Design, September 2000, Manaus, Brazil, p. 237–242
  32. 32)
      • Krishnamohan, S., Mahapatra, N.R.: `A highly-efficient technique for reducing soft errors in static CMOS circuits', Proc. IEEE Int. Conf. Computer Design, October 2004, San Jose, California, p. 126–13
  33. 33)
      • Single event transient pulse widths in digital microcircuits
  34. 34)
      • Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes
  35. 35)
      • SEU characterization of hardened CMOS SRAMS using statistical analysis of feedback delay in memory cells
  36. 36)
      • Characterization of soft errors caused by single event upsets in CMOS processes
  37. 37)
      • A low-voltage, low-power CMOS delay element
  38. 38)
      • Mahapatra, N.R., Tareen, A., Garimella, S.V.: `Comparison and analysis of delay elements', Proc. 45th Midwest Symposium on Circuits and Systems, August 2002, p. 473–476
  39. 39)
      • Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems
  40. 40)
      • Critical charge calculations for bipolar SRAM array
  41. 41)
      • Circuit-level modeling of soft errors in integrated circuits
  42. 42)
      • Cosmic-ray soft error rate characterization of a standard 0.6-µm CMOS process
  43. 43)
      • Singh, M., Rachala, R., Koren, I.: `Transient fault sensitivity analysis of analog-to-digital converters (ADC's)', Proc. IEEE Annual Workshop on VLSI, April 2001, p. 140–145
  44. 44)
      • New generation of predictive technology model for sub-45 nm early design exploration
  45. 45)
      • Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: `New paradigm of predictive MOSFET and interconnect modeling for early circuit design', Proc. IEEE Custom Integrated Circuits Conference, May 2000, Orlando, FL, p. 201–204
  46. 46)
      • Hazucha, P., Karnik, T., Walstra, S.: `Measurements and analysis of SER tolerant latch in a 90-nm dual-Vt CMOS process', IEEE Custom Integrated Circuits Conference, 2003, p. 617–620
  47. 47)
      • Power aware design methodologies
  48. 48)
      • Timing vulnerability factors of sequentials
  49. 49)
      • Upset hardened memory design for submicron CMOS technology