Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies
Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies
- Author(s): M. Fazeli ; S.G. Miremadi ; A. Ejlali ; A. Patooghy
- DOI: 10.1049/iet-cdt.2008.0099
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): M. Fazeli 1 ; S.G. Miremadi 1 ; A. Ejlali 1 ; A. Patooghy 1
-
-
View affiliations
-
Affiliations:
1: Department of Computer Engineering, Sharif University of Technology, Tehran, Iran
-
Affiliations:
1: Department of Computer Engineering, Sharif University of Technology, Tehran, Iran
- Source:
Volume 3, Issue 3,
May 2009,
p.
289 – 303
DOI: 10.1049/iet-cdt.2008.0099 , Print ISSN 1751-8601, Online ISSN 1751-861X
Single event upsets (SEUs) and single event transients (SETs) are major reliability concerns in deep submicron technologies. As technology feature size shrinks, digital circuits are becoming more susceptible to SEUs and SETs. A novel SEU/SET-tolerant latch called feedback redundant SEU/SET-tolerant latch (FERST) is presented, where redundant feedback lines are used to mask SEUs and delay elements are used to filter SETs. Detailed SPICE simulations have been done to evaluate the proposed design and compare it with previous latch designs. The results show that the SEU tolerance of the FERST latch is almost equal to that of a TMR latch (a widely used latch which is the most reliable among the previous latches); however, the FERST latch consumes about 50% less energy and occupies 42% less area than the triple modular redundancy (TMR) latch. Furthermore, the results show that more than 90% of the injected SETs can be masked by the FERST latch if the delay size is properly selected.
Inspec keywords: flip-flops
Other keywords: triple modular redundancy latch; deep submicron technology; latch design; redundant feedback lines; single event upsets; digital circuits; low energy single event upset; SPICE simulation; single event transients; single event transient-tolerant latch
Subjects: Logic circuits; Logic and switching circuits
References
-
-
1)
- N. Vijaykrishnan , Y. Xie . Reliability concerns in embedded system designs. IEEE Comput. , 1 , 118 - 120
-
2)
- Mitra, S., Karnik, T., Seifert, N., Zhang, M.: `Logic soft errors in sub-65 nm technologies design and CAD challenges', Proc. Design Automation Conference (DAC), June 2005, Anaheim, CA, p. 2–4.
-
3)
- P. Hazucha , C. Svensson . Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nucl. Sci. , 6 , 2586 - 2594
-
4)
- S. Mitra , N. Seifert , M. Zhang , Q. Shi , K. Kim . Robust system design with built-in soft-error resilience. IEEE Comput. , 2 , 43 - 52
-
5)
- Hass, K., Gambles, J.: `Single event transients in deep submicron CMOS', Proc. Midwest Symposium on Circuits and Systems, 1999, p. 122–125.
-
6)
- Mitra, S., Zhang, M., Mak, T.M., Seifert, N., Zia, V., Kim, K.S.: `Logic soft errors: a major barrier to robust platform design', Proc. Int. Test Conference, November 2005, p. 687–696.
-
7)
- Seifert, N., Shipleg, P., Pant, M.D., Ambrose, V., Gil, B.: `Radiation induced clock jitter and race', Int. Physics Reliability Symposium, April 2005, San Jose, CA, IRPS, p. 215–222.
-
8)
- Cohen, N., Sriram, T.S., Leland, N., Moyer, D., Butler, S., Flatley, R.: `Soft error considerations for deep-submicron CMOS circuit applications', Int. Electron Devices Meeting, 1999, Washington, DC, p. 315–318.
-
9)
- R.W. Keyes . Fundamental limits of silicon technology. Proc. IEEE , 3 , 227 - 339
-
10)
- K. Zhou , K. Mohanram . Gate sizing to radiation harden combinational logic. IEEE Trans. CAD , 1 , 155 - 166
-
11)
- Seifert, N., Slankard, P., Kirsch, M.: `Radiation-induced soft error rates of advanced CMOS bulk devices', Proc. IEEE Int. Physics Symposium, 2006, p. 217–225.
-
12)
- Kastensmidt, F., Sterpone, L., Sonza Reorda, M., Carro, L.: `On the optimal design of triple modular redundancy logic for SRAM-based FPGAs', Proc. IEEE Design, Automation and Test in Europe, 2005, p. 1290–1295.
-
13)
- M. Favalli , C. Metra . TMR voting in the presence of crosstalk faults at the voter inputs. IEEE Trans. Reliab. , 3 , 342 - 348
-
14)
- L. Sterpone , M. Violante . Analysis of the robustness of the TMR architecture in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. , 5 , 1545 - 1549
-
15)
- V. Stachetti , J. Gaisler , G. Goller , C.L. Gargasson . 32-BIT processing unit for embedded space flight applications. IEEE Trans. Nucl. Sci. , 3 , 873 - 878
-
16)
- Gaisler, J.: `A portable and fault-tolerant microprocessor based on the SPARC V8 architecture', Proc. IEEE/IFIP Int. Conf. Dependable Systems and Networks, June 2002, p. 409–415.
-
17)
- A. Maheshwari , W. Burleson , R. Tessier . Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits. IEEE Trans. VLSI , 3 , 299 - 311
-
18)
- S.R. Whitaker , J. Canaris , K. Liu . SEU hardened memory cells for CCSDS reed Solomon encoder. IEEE Trans. Nucl. Sci. , 6 , 1471 - 1477
-
19)
- Zhao, Y., Dey, S.: `Separate dual-transistor registers – a circuit solution for on-line testing of transient error in UDSM-IC', Proc. 9th IEEE Int. On-Line Testing Symposium, 2003, p. 7–11.
-
20)
- Monnier, T., Roche, F.M., Cathebras, G.: `Flip-flop hardening for space applications', Proc. IEEE Workshop on Memory Technology, Design and Testing, 1998, p. 104–107.
-
21)
- Wang, L., Yue, S., Zhao, Y.: `Low-overhead SEU-tolerant latches', Proc. Int. Conf. Microwave and Millimeter Wave Technology, April 2007, China, p. 1–4.
-
22)
- M. Omana , D. Rossi , C. Metra . Latch susceptibility to transient faults and new hardening approach. IEEE Trans. Comput. , 9 , 1255 - 1268
-
23)
- Zhu, D., Melhem, R., Mosse, D.: `The effects of energy management on reliability in real-time embedded systems', Proc. Int. Conf. CAD, 2004, p. 35–40.
-
24)
- Seifert, N., Moyer, D., Leland, N., Hokinson, R.: `Historical trend in alpha-particle induced soft error rates of the alpha microprocessor', Proc. 39th IEEE Int. Reliability Physics Symposium, 2001, p. 259–265.
-
25)
- Fazeli, M., Patooghy, A., Miremadi, S.G., Ejlali, A.: `Feedback redundancy: a power-aware SEU-tolerant latch design in DSM technologies', Proc. IEEE/IFIP Int. Conf. Dependable Systems and Networks, June 2007, Edinburg, UK, p. 276–285.
-
26)
- Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., Kim, K.S.: `Combinational logic soft error correction', Proc. IEEE Int. Test Conference, November 2006, Santa Clara, California, USA, p. 1–9.
-
27)
- Zhang, M., Shanbhag, N.: `A transient-tolerant high-performance circuit style', Proc. IEEE Workshop on System Effects of Logic Soft Errors, Urbana Champaign, April 2006, Illinois.
-
28)
- Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kee, S.K.: `Soft error resilient system design through error correction', Proc. IFIP Int. Conf. Very Large Scale Integration, October 2006, p. 332–337.
-
29)
- W. Wang , H. Gong . Edge triggered pulse latch design with delayed latching edge for radiation hardened application. IEEE Trans. Nucl. Sci. , 6 , 3626 - 3630
-
30)
- M. Nicolaidis . Design for soft error mitigation. IEEE Trans. Device Mater. Reliab. , 3 , 405 - 418
-
31)
- Anghel, L., Alexandrescu, D., Nicolaidis, M.: `Evaluation of a soft error tolerance technique based on time and/or space redundancy', Proc. 13th Symposium on Integrated Circuits and Systems Design, September 2000, Manaus, Brazil, p. 237–242.
-
32)
- Krishnamohan, S., Mahapatra, N.R.: `A highly-efficient technique for reducing soft errors in static CMOS circuits', Proc. IEEE Int. Conf. Computer Design, October 2004, San Jose, California, p. 126–13.
-
33)
- M.J. Gadlage , R.D. Schrimpf , J.M. Benedetto . Single event transient pulse widths in digital microcircuits. IEEE Trans. Nucl. Sci. , 6 , 3285 - 3290
-
34)
- J.M. Benedetto , P.H. Eaton , D.G. Mavis , M. Gadlage , T. Turflinger . Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes. IEEE Trans. Nucl. Sci. , 6 , 2114 - 2119
-
35)
- R.A. Kohler , R. Koga . SEU characterization of hardened CMOS SRAMS using statistical analysis of feedback delay in memory cells. IEEE Trans. Nucl. Sci. , 6 , 2318 - 2323
-
36)
- T. Karnik , P. Hazucha , J. Patel . Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans. Dependable Secur. Comput. , 2 , 128 - 143
-
37)
- K. Gyudong , K. Min-Kyu , C. Byoung-Soo , K. Wonchan . A low-voltage, low-power CMOS delay element. IEEE J. Solid-State Circuits , 7 , 966 - 971
-
38)
- Mahapatra, N.R., Tareen, A., Garimella, S.V.: `Comparison and analysis of delay elements', Proc. 45th Midwest Symposium on Circuits and Systems, August 2002, p. 473–476.
-
39)
- A. Ejlali , B.M. Al-Hashimi , M.T. Schmitz , P. Rosinger , S.G. Miremadi . Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , 4 , 323 - 335
-
40)
- L.B. Freeman . Critical charge calculations for bipolar SRAM array. J. Res. Dev. , 1 , 119 - 129
-
41)
- S.V. Walstra , C. Dai . Circuit-level modeling of soft errors in integrated circuits. IEEE Trans. Device Mater. Reliab. , 3 , 358 - 364
-
42)
- P. Hazucha , C. Svensson , S. Wender . Cosmic-ray soft error rate characterization of a standard 0.6-µm CMOS process. IEEE J. Solid-State Circuits , 10 , 1422 - 1429
-
43)
- Singh, M., Rachala, R., Koren, I.: `Transient fault sensitivity analysis of analog-to-digital converters (ADC's)', Proc. IEEE Annual Workshop on VLSI, April 2001, p. 140–145.
-
44)
- W. Zhao , Y. Cao . New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans. Electron Devices , 11 , 2816 - 2823
-
45)
- Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: `New paradigm of predictive MOSFET and interconnect modeling for early circuit design', Proc. IEEE Custom Integrated Circuits Conference, May 2000, Orlando, FL, p. 201–204.
-
46)
- Hazucha, P., Karnik, T., Walstra, S.: `Measurements and analysis of SER tolerant latch in a 90-nm dual-Vt CMOS process', IEEE Custom Integrated Circuits Conference, 2003, p. 617–620.
-
47)
- M. Pedram , J. Rabaey . (2002) Power aware design methodologies.
-
48)
- N. Seifert , N. Tam . Timing vulnerability factors of sequentials. IEEE Trans. Device Mater. Reliab. , 3
-
49)
- T. Calin , M. Nicolaidis , R. Velazco . Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci. , 6 , 2874 - 2878
-
1)

Related content
