http://iet.metastore.ingenta.com
1887

New building block: multiplication-mode current conveyor

New building block: multiplication-mode current conveyor

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new building block called the multiplication-mode current conveyor (MMCC) is proposed here. The structure consists of a differential voltage current conveyor (DVCC) and a folded Gilbert cell without any other auxiliary circuits. Based on the MMCC, a four-quadrant analogue multiplier is designed in TSMC 0.35 µm CMOS 2P4M processes with power supply ±1.65 V. HSPICE post-layout simulation results show that the maximum DC operating range is ±200 mV, the loading range is from 1 to 10 kΩ, the bandwidth is about 90 MHz, the total harmonic distortion (THD) is 0.85%, the power consumption is 1.08 mW and the chip area without pads is 0.48×0.36 mm2. The new square summer and analogue divider applications employing MMCCs are also presented.

References

    1. 1)
      • S.H. Tu , C.M. Chang , J.N. Ross , M.N.S. Swamy . Analytical synthesis of current-mode high-order single-ended-input OTA and equal-capacitor elliptic filter structures with the minimum number of components. IEEE Trans. Circuits Syst. I Regul. Pap. , 10 , 2195 - 2210
    2. 2)
      • Y. Sun . Synthesis of leap-frog multiple-loop feedback OTA-C filters. IEEE Trans. Circuits Syst. II Express Briefs , 9 , 961 - 965
    3. 3)
      • Y.S. Hwang , J.J. Chen , J.P. Li . New current-mode all-pole and elliptic filters employing current conveyors. Electr. Eng. , 6 , 457 - 459
    4. 4)
      • S. Minaei , O.K. Sayin , H. Kuntman . A new CMOS electronically tunable current conveyor and its application to current-mode filters. IEEE Trans. Circuits Syst. I Regul. Pap. , 7 , 1448 - 1457
    5. 5)
      • B. Metin , O. Cicekoglu . A novel floating lossy inductance realization topology with NICs using current conveyors. IEEE Trans. Circuits Syst. II Express Briefs , 6 , 483 - 486
    6. 6)
      • Y.S. Hwang , J.J. Chen , S.Y. Wu , L.P. Liao , C.C. Tsai . A new pipelined analog-to-digital converter using current conveyors. Analog Integr. Circuits Signal Process. , 3 , 213 - 220
    7. 7)
      • B. Maundy , S. Gift , P. Aronhime . A novel hybrid active inductor. IEEE Trans. Circuits Syst. II Express Briefs , 8 , 663 - 667
    8. 8)
      • W. Chiu , S.I. Liu , H.W. Tsao , J.J. Chen . CMOS differential difference current conveyors and their applications. IEE Proc. Circuits Devices Syst. , 2 , 91 - 96
    9. 9)
      • C.M. Chang , A.M. Soliman , M.N.S. Swamy . Analytical synthesis of low-sensitivity high-order voltage-mode DDCC and FDCCII-grounded R and C all-pass filter structures. IEEE Trans. Circuits Syst. I Regul. Pap. , 7 , 1430 - 1443
    10. 10)
      • W.Y. Chiu , J.W. Horng . High-input and low-output impedance voltage-mode universal biquadratic filter using DDCCs. IEEE Trans. Circuits Syst. II Express Briefs , 8 , 649 - 652
    11. 11)
      • T. Tjahjadi , W. Steenaart . Adaptive filter realization with a minimum number of multipliers. IEEE Trans. Circuits Syst. , 3 , 209 - 216
    12. 12)
      • N. Saxena , J.J. Clark . A four-quadrant CMOS analog multiplier for analog neural networks. IEEE J. Solid State Circuits , 6 , 746 - 749
    13. 13)
      • S.I. Liu , D.S. Wu , H.W. Tsao , J. Wu , J.H. Tsay . Nonlinear circuit applications with current conveyors. IEE Proc.-G Circuits Devices Syst. , 1 , 1 - 6
    14. 14)
      • C. Premont , S. Cattet , R. Grisel , N. Abouchi , J.P. Chante , D. Renault . A CMOS multiplier/divider based on current conveyors. IEEE Int. Symp. Circuits Syst. , 69 - 71
    15. 15)
      • E. Yuce . Voltage-mode multiplier implementation employing current conveyors. Electron. World , 1850 , 45 - 47
    16. 16)
      • J.N. Babanezhad , G.C. Temes . A 20-V four-quadrant CMOS analog multiplier. IEEE J. Solid State Circuits , 6 , 1158 - 1168
    17. 17)
      • S.I. Liu , C.C. Chang . A CMOS square-law vector summation circuit. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. , 7 , 520 - 523
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20080156
Loading

Related content

content/journals/10.1049/iet-cds_20080156
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address