© The Institution of Engineering and Technology
There have been several strategies proposed to realise adiabatic circuits. Most of them require a clock signal and also its complement form. In this investigation, the authors we propose a family of adiabatic circuits, which consist of two branches and which enable control of charging and discharging of the capacitive load only by the input signal, work with single time varying supply and with no need of complementary inputs. A mathematical expression has been developed to explain the energy dissipation in our adiabatic inverter circuit. Measurements of energy drawn, recovered and dissipated have been carried out through simulation and, they are the same as obtained from the theoretical expression. In the proposed circuit, the input and output logic levels are approximately the same and can be used for building cascaded logic circuits. The energy saving in this family is to the tune of 50% compared with CMOS circuits constructed with similar circuit parameters, up to 250 MHZ. The authors have described the proposed inverter, NAND gates, NOR gates, adder circuits and JK flip-flop along with their simulation results.
References
-
-
1)
-
Younis, S., Knight, T.: `Asymptotically zero energy split level charge recovery logic', Proc. Workshop on Low Power Design, 1994, Napa Valley, California, p. 177–182.
-
2)
-
S. Nakata
.
Adiabatic charging reversible logic using a switched capacitor regenerator.
IEICE Trans. Electron.
,
11 ,
1837 -
1846
-
3)
-
S. Kim ,
M.C. Papaefthymiou
.
True single-phase energy recovering logic for low power, high speed VLSI.
Intern. Symp. Low Power Design
,
167 -
172
-
4)
-
Y. Moon ,
D.K. Jeong
.
An efficient charge recovery logic circuit.
IEEE J. Solid-State Circuits
,
4 ,
514 -
522
-
5)
-
A.G. Dickinson ,
J.S. Denker
.
Adiabatic dynamic logic.
IEEE J. Solid State Circuits
,
3 ,
311 -
315
-
6)
-
Kramer, A., Denker, J.S., Flower, B., Moroney, J.: `Second-order adiabatic computation with 2N-2P and 2N- 2N-2P logic circuits', Proc. Intern. Symp. Low Power Design, 1995, p. 191–196.
-
7)
-
V.S. Sathe ,
C. Juang-Ying ,
M.C. Papaefthymiou
.
Energy- efficient GHZ-class charge-recovery logic.
IEEE J. Solid-State Circuits
,
1 ,
38 -
47
-
8)
-
L. Shun ,
Z. Feng ,
C. Chunhong ,
C. Hua ,
W. Yipin
.
Quasi-static energy recovery logic with single power clock supply.
J. Semicond.
,
11 ,
1729 -
1734
-
9)
-
F. Liu ,
K.T. Lau
.
Pass-transistor adiabatic logic with NMOS pull-down configuration.
Electron. Lett.
,
8 ,
739 -
741
-
10)
-
B. Antonio ,
R. Saletti
.
Ultra low-power adiabatic circuit semi-custom design.
IEEE Trans. Very Large Scale Integr. Syst.
,
11 ,
1248 -
1253
-
11)
-
D. Maksimovic ,
V.G. Oklobdzija ,
B. Nikolic ,
K.W. Current
.
Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
460 -
463
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20080106
Related content
content/journals/10.1049/iet-cds_20080106
pub_keyword,iet_inspecKeyword,pub_concept
6
6