Scaling considerations for sub-90 nm split-gate flash memory cells

Scaling considerations for sub-90 nm split-gate flash memory cells

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A systematic methodology is presented to scale split-gate (SG) flash memory cells in the sub-90 nm regime within the presently known scaling constraints of flash memory. The numerical device simulation results show that the high performance sub-90 nm NOR-type SG cells can be achieved by a suitable channel and source–drain engineering. An asymmetric channel doping profile along with ultra-shallow source–drain junctions was used to achieve the target drain programming voltage (Vsp) for an efficient cell programming while keeping the cell breakdown voltage, BV>Vsp, with tolerable leakage currents. The study shows that with properly optimised technology parameters, 65 nm SG-NOR flash memory can be achieved with an adequate cell read current, a tolerable programmed cell leakage current at the read condition and efficient write and erase times.


    1. 1)
      • Shin, Y.S.: `Non-volatile memory technologies for beyond 2010', Symp. VLSI Circuits Tech. Dig, June 2005, Kyoto, Japan, p. 156–159.
    2. 2)
    3. 3)
    4. 4)
      • Wu, A.T., Chan, T.Y., Ko, P.K., Hu, C.: `A novel high-speed, 5-volt programming EPROM structure', IEDM Tech. Dig, December 1986, San Francisco, USA, p. 584–587.
    5. 5)
    6. 6)
      • Kianian, S., Levi, A., Lee, D., Hu, Y.-W.: `A novel 3 volts-only, small sector erase, high density flash E', Symp. VLSI Tech. Dig, 1994, Honolulu, USA, p. 71–72.
    7. 7)
    8. 8)
    9. 9)
      • C. Chen , S. Saha . Flash memory-cell characterization using two-transistor cell compact macro-model for system-on-chip design. Proc. SPIE , 79 - 86
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
      • Saha, S.K.: `Design considerations for sub-90 nm Flash memory cells', CODEC 2006 Tech. Dig, December 2006, Kolkata, India.
    15. 15)
      • (2006) MEDICI User Manual.
    16. 16)
      • International Technology Roadmap for Semiconductors, 2005.
    17. 17)
      • S. Saha . Design considerations for 25 nm MOSFET devices. Solid-State Electron. , 10 , 1851 - 1857
    18. 18)
    19. 19)
    20. 20)

Related content

This is a required field
Please enter a valid email address