Experimental 1-V flexible-IF CMOS analogue-baseband chain for IEEE 802.11a/b/g WLAN receivers

Experimental 1-V flexible-IF CMOS analogue-baseband chain for IEEE 802.11a/b/g WLAN receivers

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A low-voltage low-power analogue-baseband chain designed for IEEE 802.11a/b/g wireless local-area network (WLAN) receivers is described. It features architecturally a ‘two-step channel selection’ to complement the radio front-end, and a flexible intermediate frequency (IF) reception capability to alleviate the cancellation of frequency and DC-offset. In circuit implementation, a double-quadrature downconverter based on a ‘series-switching’ mixer-quad realises a wideband-accurate I/Q demodulation. A ‘switched-current-resistor’ programmable-gain amplifier (PGA) minimises the bandwidth variation and transient in gain tuning by stabilising, concurrently, the PGA's feedback factor and quiescent-operating point. An ‘inside-OpAmp’ DC-offset canceller creates area-efficiently a very low cut-off frequency high-pass pole at DC while providing a fast settling of DC-offset transients. Fabricated in a 0.35 µm complementary metal-oxide semiconductor (CMOS) process without resorting to any specialised device, the prototype consumes 14 mW per channel at 1 V. The transient time in a 52-dB gain step is <1 µs and the stopband rejection ratio at 20/40 MHz is 32/90 dB. The error vector magnitudes are −27 and −17 dB for 802.11a/g and b modes, respectively.


    1. 1)
      • P.-I. Mak , S.-P. U , R.P. Martins . Transceiver architecture selection: review, state-of-the-art survey and case study. IEEE Circuits Syst. Mag. , 2 , 6 - 25
    2. 2)
      • IEEE Wireless LAN standards.
    3. 3)
      • Nathawad, L., Weber, D., Abdollahi, S.: `An IEEE 802.11a/b/g SoC for embedded WLAN applications', IEEE Int. Solid-State Circuits Conf. (ISSCC), Digest of Technical Papers, February 2006, p. 1430–1439.
    4. 4)
      • Shirvani, A., Cheung, D., Tsang, R., Jamal, S., Cho, T., Jin, X., Song, Y.: `A dual-band triple-mode SoC for 802.11a/b/g embedded WLAN in 90 nm CMOS', Proc. IEEE Custom Integrated Circuits Conf. (CICC), September 2006, p. 89–92.
    5. 5)
      • P.-I. Mak , S.-P. U , R.P. Martins . Two-step channel selection – a novel technique for reconfigurable multistandard transceiver front-ends. IEEE Trans. Circuits Syst. I, Regul. Pap. , 7 , 1302 - 1315
    6. 6)
    7. 7)
      • Jussila, J., Pärssinen, A., Halonen, K.: `An analog baseband circuitry for a WCDMA direct conversion receiver', Proc. Europ. Solid-State Circuits Conf. (ESSCIRC), September 1999, p. 166–169.
    8. 8)
      • H. Elwan , M. Younus , H. Al-Zaher , M. Ismail . A buffer-based baseband analog front end for CMOS bluetooth receivers. IEEE Trans. Circuits Syst., II, Analog Digit. Signal Process. , 8 , 545 - 554
    9. 9)
      • Lee, M., Kwon, I., Lee, K.: `An integrated low power CMOS baseband analog design for direct conversion receiver', Proc. Europ. Solid-State Circuits Conf. (ESSCIRC), September 2004, p. 79–82.
    10. 10)
      • Elmala, M., Carlton, B., Bishop, R., Soumyanath, K.: `A highly linear filter and VGA chain with novel DC-offset correction in 90 nm digital CMOS process', IEEE Symp. VLSI Circuits (VLSI), Digest of Technical Papers, June 2005, p. 302–303.
    11. 11)
      • Mak, P.-I., U, S.-P., Martins, R.P.: `A 1 V 14 mW-per-channel flexible-IF CMOS analog-baseband IC for 802.11a/b/g receivers', IEEE Symp. VLSI Circuits (VLSI), Digest of Technical Papers, June 2006, p. 288–289.
    12. 12)
      • The International Technology Roadmap for Semiconductors – RF and Analog/Mixed-Signal Technologies for Wireless Communications.\2004_04_Wireless.pdf, 2004.
    13. 13)
      • Behzad, A.: `Wireless-LAN radio design', IEEE Int. Solid-State Circuits Conf. (ISSCC), February 2004, Tutorial 2.
    14. 14)
      • B. Razavi . (1998) RF microelectronics.
    15. 15)
    16. 16)
    17. 17)
    18. 18)
      • R. Baker , H.W. Li , D.E. Boyce . (1998) CMOS circuit design, layout and simulation.
    19. 19)
    20. 20)
      • A.S. Sedra , K.C. Smith . (1998) Microelectronic circuits.
    21. 21)
      • Zhang, P., Nguyen, T., Lam, C.: `A CMOS direct-conversion transceiver for IEEE 802.11a/b/g WLANs', Proc. IEEE Custom Integrated-Circuit Conf. (CICC), October 2004, p. 409–412.
    22. 22)
      • P.-I. Mak , S.-P. U , R.P. Martins . (2007) Analog-baseband architectures and circuits: for multistandard and low-voltage wireless transceivers.

Related content

This is a required field
Please enter a valid email address