http://iet.metastore.ingenta.com
1887

Designing polymorphic circuits with polymorphic gates: a general design approach

Designing polymorphic circuits with polymorphic gates: a general design approach

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A general design approach to design polymorphic circuits with polymorphic gates is proposed. These polymorphic circuits can adaptively adjust their functionalities with the changes of the electrical characteristics of components induced by the change of environment. The single function circuits that can work correctly and maintain their functionalities in different environments can be regarded as a special kind of polymorphic circuits. The general design approach for these circuits is proposed, and based on this approach, the general design approach to designing polymorphic circuits is also proposed. It is proved that a polymorphic circuit with any two different functions in two different environments can be implemented with a complete polymorphic gate set, and a definition on the gate set is given and the completeness is also discussed. Finally, these general design approaches are analysed and some experiments are performed to demonstrate their efficiency.

References

    1. 1)
      • Stoica, A., Zebulum, R., Keymeulen, D.: `Evolvable hardware solutions for extreme temperature electronics', Proc. 3rd NASA/DoD Workshop on Evolvable Hardware, IEEE, 2001, p. 93–97.
    2. 2)
      • Stoica, A., Keymeulen, D., Arslan, T.: `Circuit self-recovery experiments in extreme environments', Proc. 2004 NASA/DoD Conf. Evolvable Hardware, IEEE, 2004, p. 142–145.
    3. 3)
    4. 4)
      • Stoica, A., Zebulum, R., Keymeulen, D.: `Polymorphic electronics', Proc. 4th Int. Conf. Evolvable systems: from biology to hardware, ICES, 2001, 2210, Tokyo, p. 291–301, Japan, LNCS.
    5. 5)
      • Stoica, A., Zebulum, R., Keymeulen, D.: `On polymorphic circuits and their design using evolutionary algorithms', Proc. IASTED Int. Conf. Applied Informatics (AI2002), 2002, Innsbruck, Austria.
    6. 6)
      • J. Hill , G. Peterson . (1984) Digital logic and microprocessors.
    7. 7)
      • J. Passafiume , M. Douglas . (1984) Digital logic design: tutorial and laboratory exercises.
    8. 8)
      • Sekanina, L.: `Evolutionary design of gate-level polymorphic digital circuit', Proc. Appl. Evolutionary Computing: EvoWorkshops, 2005, 3449, p. 185–194, LNCS.
    9. 9)
    10. 10)
      • Keymeulen, D., Zebulum, R., Rajeshuni, R., Stoica, A.: `Self-adaptive system based on field programmable gate array for extreme temperature electronics', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems, 2006, Istanbul, Turkey, p. 296–300, IEEE.
    11. 11)
      • Stoica, A., Zebulum, R.S., Keymeulen, D., Ramesham, R.: `Temperature-adaptive circuits on reconfigurable analog arrays', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems, 2006, Istanbul, Turkey, p. 28–31, IEEE.
    12. 12)
      • Sekanina, L.: `Design methods for polymorphic digital circuits', Proc. Appl. Evolutionary Computing: EvoWorkshops, 2005, 3449, p. 185–190, LNCS.
    13. 13)
      • Bidlo, M., Sekanina, L.: `Providing information from the environment for growing electronic circuits through polymorphic gates', Proc. Genetic and Evolutionary Computation Conf., 2005, New York, USA, p. 242–248.
    14. 14)
      • Sekanina, L., Starecek, L., Gajda, Z., Kotasek, Z.: `Evolution of multifunctional combinational modules controlled by the power supply voltage', Proc. 1st NASA/ESA Conf. Adaptive Hardware and Systems, 2006, Istanbul, Turkey, p. 186–193, IEEE.
    15. 15)
      • Vassilev, V., Job, D., Miller, J.: `Towards the automatic design of more efficient digital circuits', Proc. 2nd NASA/DoD Workshop on Evolvable Hardware, IEEE, 2000, p. 151–160.
    16. 16)
      • Kalganova, T., Lipnitsakya, N., Yatskevich, Y.: `Evolving PLA structures using evolutionary strategy with dynamic mutation rate', Proc. 5th Int. Conf. Recent Advances in Soft Computing, 2004, Nottingham, UK, p. 466–471.
    17. 17)
      • Stomeo, E., Kalganova, T., Lambert, C.: `On evolution of relatively large combinational logic circuits', Proc. 2005 NASA/DoD Conf. Evolvable Hardware, IEEE, 2005, p. 59–66.
    18. 18)
      • Vassilev, V., Miller, J.: `Scalability problems of digital circuit evolution evolvability and efficient designs', Proc. 2nd NASA/DoD Workshop on Evolvable Hardware, IEEE, 2000, p. 55–64.
    19. 19)
      • Higuchi, T., Murakawa, M., Iwata, M.: `Evolvable hardware at function level', Proc. IEEE Int. Conf. Evolutionary Computation, 1997, p. 187–192.
    20. 20)
      • Kalganova, T.: `Bidirectional incremental evolution in extrinsic evolvable hardware', Proc. 2nd NASA/DoD Workshop on Evolvable Hardware, IEEE, 2000, p. 65–74.
    21. 21)
      • Stomeo, E., Kalganova, T.: `Improving EHW performance introducing a new decomposition strategy', Proc. 2004 IEEE Conf. Cybernetics and Intelligent Systems, vol. 1, p. 439–444.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070057
Loading

Related content

content/journals/10.1049/iet-cds_20070057
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address