http://iet.metastore.ingenta.com
1887

Low-voltage superjunction technology

Low-voltage superjunction technology

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The scalability of superjunction and superfield power MOSFET technologies to breakdown voltage lower than 250 V is investigated. The influence of device geometry and process architecture on the switching figures-of-merit of these relatively new classes of power switches with a breakdown voltage rating of 80 V is presented. The current flow and field distributions inside these devices are described. Using Gauss's law, the field-induced compensation of the doping density in the drift region during the blocking state of both superjunction and superfield MOSFETs is calculated from the knowledge of the lateral field distributions. It is shown that the problem associated with imperfect charge compensation at the edge of the die for a superfield effect power MOSFET structure can be avoided by using an unconventional racetrack layout design.

References

    1. 1)
      • Coe, D.J.: `High voltage semiconductor devices', European Patent EP 0053854 B1, 1982.
    2. 2)
      • I. Yoshida , M. Kubo , S. Ochi . A high power MOSFET with a vertical drain electrode and meshed gate structure. IEDM Tech. Digest
    3. 3)
      • H. Sakuma , T. Kuriyama , T. Suzuki . (1979) A high voltage offset-gate SOS/MOS transistor.
    4. 4)
      • A.W. Ludikhuize . (2000) A review of RESURF technology.
    5. 5)
      • M. Rub , M. Bar , G. Deml . (2006) A 600 V 8.7 Ω.mm.
    6. 6)
      • F. Udrea , T. Trajkovic , J. Thomson . (2001) Ultra-high voltage device termination using the 3D RESURF (super-junction) concept-experimental demonstration at 6.5 kV.
    7. 7)
      • G. Deboy , M. Marz , J.-P. Stengl , H. Strack , J. Tihanyi , H. Weber . (1998) A new generation of high voltage MOSFETs breaks the limit line of silicon.
    8. 8)
      • Saito, W., Omura, I., Aida, S.: `A 15.5 mΩ cm', Proc. 18th Int. Symp, 2006, p. 293, Power Semiconductor Devices and ICs.
    9. 9)
      • C. Hu . Optimum doping profile for minimum Ohmic resistance and high breakdown voltage. IEEE Trans. Electron. Devices , 243 - 244
    10. 10)
      • Gajda, M.A., Hodgskiss, S.W., Mounfield, L.A., Irwin, N.T.: `Industrialization of Resurf Stepped Oxide Technology for Power Transistors', Proc. 18th Int. Symp. Power Semiconductor Devices and ICs, 2006, p. 109.
    11. 11)
      • S. Yamauchi , T. Shibata , S. Nogami , T. Yamaoka , Y. Hattori , H. Yamaguchi . (2006) 200 V super junction MOSFET fabricated by high aspect ratio trench filing.
    12. 12)
      • D.N. Pattanayak , B. Yuming , K. Owyang . (2006) Low voltage super junction technology.
    13. 13)
      • C. Liang , K.P. Gan , G.S. Samudra . Oxide-bypassed VDMOS (OBVDMOS): an alternative to super junction high voltage MOS power devices. IEEE Electron Device Lett.
    14. 14)
      • Temple, V.A.K.: `Semiconductor devices exhibiting minimum on resistance', US Patent 4941026, 1990.
    15. 15)
      • Baliga, B.J.: `Trends us power devices', Proc. 18th Int. Symp. Power Semiconductor Devices and ICs, 1998, p. 5.
    16. 16)
      • W. Fulop . Calculations of avalanche breakdown voltages of silicon p-n junctions. Solid State Electron. , 39 - 43
    17. 17)
    18. 18)
    19. 19)
    20. 20)
      • Shenoy, P., Bhalla, A., Dolny, M.G.: `Analysis of the effect of charge imbalance on the static and dynamic characteristic of super junction MOSFET', Proc. ISPSD, 1999, p. 99.
    21. 21)
      • A.G.M. Strollo , E. Napoli . Optimal on-resistance versus breakdown voltage tradeoff in super junction power devices: a novel analytical model. IEEE Trans. Electron Devices
    22. 22)
      • B.J. Baliga . (1996) Power semiconductor devices.
    23. 23)
      • A. Rusu , C. Bulucea . Deep depletion breakdown voltage of SiO2/Si MOS capacitors. IEEE Trans. Electron Devices , 201 - 205
    24. 24)
      • Pattanayak, D.N., Yuming, B., Terrill, K.: `Super trench MOSFET including buried source electrode and method of fabricating the same', US Patent 7183610, 2007.
    25. 25)
      • D.A. Grant , J. Gowar . (1989) Power MOSFETs.
    26. 26)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070021
Loading

Related content

content/journals/10.1049/iet-cds_20070021
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address