http://iet.metastore.ingenta.com
1887

52 Gb/s 16∶1 transmitter in 0.13 µm SiGe BiCMOS technology

52 Gb/s 16∶1 transmitter in 0.13 µm SiGe BiCMOS technology

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 52-Gb/s 16∶1 quarter-rate clocking transmitter for high-speed serial data transmission is designed to utilise 0.13-µm SiGe bipolar complementary metal–oxide–semiconductor (BiCMOS) technology. The quarter-rate transmitter consists of a 16∶1 multiplexer (MUX), a voltage-controlled ring oscillator, a phase-locked loop (PLL), a pseudorandom data generator and an output amplifier. The voltage-controlled ring oscillator has a wide tuning range from 11 to 22 GHz with feedforward loop and delay interpolation. A continuous model of a third-order PLL is developed and used to optimise loop filter parameters and to estimate the PLL performance in a simulation. The PLL achieves a low phase noise of −124.6 dBc/Hz at 1 MHz offset. The 16∶1 MUX features quarter-rate clock multiplexing with multi-phase voltage-controlled oscillator clocks. In the design of a 16∶1 MUX, an edge-channelling 4∶1 MUX is used to alleviate a duty cycle and a jitter problem.

References

    1. 1)
      • K. Watanabe , A. Koyama , T. Harada , T. Aida , A. Ito , T. Murata , H. Yoshioka , M. Sonehara , H. Yamashita , K. Ishikawa , M. Ito , N. Shiramizu , T. Nakamura , K. Ohhata , F. Arakawa , T. Kususnoki , H. Chiba , T. Kurihara , M. Kuraiashi . A low-jitter 16∶1 MUX and a high-sensitivity 1∶16 DEMUX with integrated 39.8 to 43 GHz VCO for OC-768 communication systems. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers , 166 - 167
    2. 2)
      • D.K. Shaeffer , H. Tao , Q. Lee , A. Ong , V. Condito , S. Benyamin , W. Wong , X. Si , S. Kudszus , M. Tarsia . A 40/43 Gb/s SONET OC-768 SiGe 4∶1 MUX/CMU. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers , 236 - 237
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • Raybon, G., Winzer, P.J., Doerr, C.R.: `10×107-Gbit/s electronically multiplexed and optically equalized NRZ transmission over 400 km', Proc. Optical Fiber Communication Conf, March 2006, Anaheim, CA, PD Paper PDP32.
    7. 7)
      • T.W. Krawczyk , P.F. Curran , M.W. Ernest , S.A. Steidl , S.R. Carlough , J.F. McDonald , R.P. Kraft . SiGe HBT serial transmitter architecture for high speed variable bit rate intercomputer networking. IEE Proc., Circuits Devices Syst , 4 , 315 - 321
    8. 8)
      • Yim, Y.U., McDonald, J.F., Kraft, R.P.: `12–23 GHz ultra wide tuning range voltage-controlled ring oscillator with hybrid control schemes', Proc. IEEE Annual Symp. VLSI, May 2005, p. 278–279.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060320
Loading

Related content

content/journals/10.1049/iet-cds_20060320
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address