http://iet.metastore.ingenta.com
1887

Design of on-chip error correction systems for multilevel NOR and NAND flash memories

Design of on-chip error correction systems for multilevel NOR and NAND flash memories

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The design of on-chip error correction systems for multilevel code-storage NOR flash and data-storage NAND flash memories is concerned. The concept of trellis coded modulation (TCM) has been used to design on-chip error correction system for NOR flash. This is motivated by the non-trivial modulation process in multilevel memory storage and the effectiveness of TCM in integrating coding with modulation to provide better performance at relatively short block length. The effectiveness of TCM-based systems, in terms of error-correcting performance, coding redundancy, silicon cost and operational latency, has been successfully demonstrated. Meanwhile, the potential of using strong Bose–Chaudhiri–Hocquenghem (BCH) codes to improve multilevel data-storage NAND flash memory capacity is investigated. Current multilevel flash memories store 2 bits in each cell. Further storage capacity may be achieved by increasing the number of storage levels per cell, which nevertheless will correspondingly degrade the raw storage reliability. It is demonstrated that strong BCH codes can effectively enable the use of a larger number of storage levels per cell and hence improve the effective NAND flash memory storage capacity up to 59.1% without degradation of cell programming time. Furthermore, a scheme to leverage strong BCH codes to improve memory defect tolerance at the cost of increased NAND flash cell programming time is proposed.

References

    1. 1)
      • C. Hwang . Nanotechnology enables a new memory growth model. Proc. IEEE , 1765 - 1771
    2. 2)
    3. 3)
    4. 4)
      • Lee, S.: `A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology', Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), 2004, p. 52–513.
    5. 5)
      • Sim, S.-P.: `A 90 nm generation NOR flash multilevel cell (MLC) with 0.44 µm', IEEE VLSI-TSA Int. Symp. on VLSI Technology, April 2005, p. 35–36.
    6. 6)
      • G. Servalli . A 65nm NOR flash technology with 0.042 µm2 cell size for high performance multilevel application. IEEE Int. Electron Devices Meeting , 849 - 852
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • Rossi, D., Metra, C., Ricco, B.: `Fast and compact error correcting scheme for reliable multilevel flash memories', Proc. Eighth IEEE Int. On-Line Testing Workshop, July 2002, p. 221–225.
    11. 11)
      • G. Ungerboeck . Trellis-coded modulation with redundant signal sets. Parts I and II. IEEE Commun. Mag. , 5 - 21
    12. 12)
    13. 13)
    14. 14)
    15. 15)
    16. 16)
      • G. Atwood , A. Fazio , D. Mills , B. Reaves . (1997) Intel StrataFlash™ memory technology overview’ Intel Technology Journal.
    17. 17)
    18. 18)
      • Sun, F., Devarajan, S., Rose, K., Zhang, T.: `Multilevel flash memory on-chip error correction based on trellis coded modulation', IEEE Int. Symp. Circuits and Systems (ISCAS), May 2006.
    19. 19)
      • Calligaro, C., Gastaldi, R., Manstretta, A., Torelli, G.: `A high-speed parallel sensing scheme for multi-level nonvolatile memories', Proc. Int. Workshop on Memory Technology, Design and Testing, August 1997, p. 96–101.
    20. 20)
      • G. Fettweis , H. Meyr . High-speed parallel Viterbi decoding: algorithm and VLSI-architecture. IEEE Commun. Mag. , 46 - 55
    21. 21)
      • R.E. Blahut . (2003) Algebraic codes for data transmission.
    22. 22)
      • J.-D. Lee , S.-H. Hur , J.-D. Choi . Effects of floating-gate interference on NAND flash memory cell operation. IEEE Trans. Electron Devices , 264 - 266
    23. 23)
    24. 24)
      • Micheloni, R.: `A 0.13-µm CMOS NOR flash memory experimental chip for 4-b/cell digital storage', Proc. 28th European Solid-State Circuits Conf., September 2002, p. 131–134.
    25. 25)
      • Chen, Y., Parhi, K.K.: `Area efficient parallel decoder architecture for long BCH codes', IEEE Int. Conf. Acoustics, Speech, and Signal Processing, May 2004, p. V-73–V-76.
    26. 26)
    27. 27)
      • Micheloni, R.: `A 4 Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36 MB/s system read throughput', IEEE Int. Solid-State Circuits Conf., February 2006, p. 497–506.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060275
Loading

Related content

content/journals/10.1049/iet-cds_20060275
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address