© The Institution of Engineering and Technology
Low-power and high-speed discrete cosine transform (DCT) implementation of the images captured by the satellites presents a hardware design problem. The cost of the DCT implementation is dominated by the complexity of the multiplication of input data (image) with the DCT matrix. The techniques for minimising the complexity of multiplication by employing a differential pixel method are presented. In the proposed method 8×8 blocks of input image matrix are considered, the difference between the adjacent pixels is calculated and those differential pixels are used in DCT transformation. Synthesis results on 0.18 µm CMOS technology show that the proposed method gives an average of 13.2% reduction in power consumption and 10.9% improvement in speed over the conventional method. The proposed method can also be combined with the common subexpression elimination method for further reduction.
References
-
-
1)
-
A. Chandrakasan ,
M. Potkonjak ,
R. Mehra ,
J. Rabaey ,
R.W. Brodersen
.
Optimizing power using transformations.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
,
12 -
31
-
2)
-
A.P. Vinod ,
E.M-K. Lai
.
An efficient coefficient-partitioning algorithm for realizing low complexity digital filters.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
,
12 ,
1936 -
1946
-
3)
-
J.I. Guo ,
C.M. Liu ,
C.W. Jen
.
The efficient memory-based VLSI arrays for DFT and DCT.
IEEE Trans. Circuits Syst. II
,
10 ,
723 -
733
-
4)
-
L.W. Chang ,
M.C. Wu
.
A unified systolic array for discrete cosine and sine transforms.
IEEE Trans. Signal Process.
,
192 -
194
-
5)
-
N. Sankarayya ,
K. Roy ,
D. Bhattacharya
.
Algorithms for low power and high speed FIR filter realization using differential coefficients.
IEEE Trans. Circuits Syst. II
,
488 -
497
-
6)
-
N.J. August ,
D.S. Ha
.
Low power design of DCT and IDCT for low bit rate video codecs.
IEEE Trans. Multimed.
,
3 ,
414 -
422
-
7)
-
R.I. Hartley
.
Subexpression sharing in filters using canonic signed digit multipliers.
IEEE Trans. Circuits Syst. II
,
677 -
688
-
8)
-
J-I. Guo ,
R-C. Ju ,
J-W. Chen
.
An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization.
IEEE Trans. Circuits Syst. Video Technol.
,
4 ,
416 -
428
-
9)
-
Masupe, S., Arslan, T.: `Low power DCT implementation approach for VLSI DSP processors', Proc. IEEE Int. Symp. on Circuits and Systems, June 1999, Orlando, FL, USA, 1, p. 149–152.
-
10)
-
D. Slawecki ,
W. Li
.
DCT/IDCT processor design for high data rate image coding.
IEEE Trans. Circuits Syst. Video Technol.
,
135 -
146
-
11)
-
Chen, K-H., Guo, J.-I., Wang, J-S., Yeh, C-W., Chen, T-F.: `A power-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms', Proc. 2004 Int. Symp. on Circuits and Systems, May 2004, Vancouver, Canada, 2, p. 141–144.
-
12)
-
J.I. Guo ,
C.M. Liu ,
C.W. Jen
.
A new array architecture for prime length discrete cosine transform.
IEEE Trans. Signal Process.
,
1 ,
436 -
442
-
13)
-
K. Hwang
.
(1993)
Advanced computer architecture: parallelism, scalability, programmability.
-
14)
-
N. Ahmed ,
T. Natarajan ,
K. Rao
.
Discrete cosine transform.
IEEE Trans. Comput.
,
90 -
93
-
15)
-
Vinod, A.P., Lai, E.M-K.: `Hardware efficient DCT implementation for portable multimedia terminals using subexpression sharing', Proc. IEEE Region 10 Conf., November 2004, Chiangmai, Thailand, 1, p. 227–230.
-
16)
-
N. Boullis ,
A. Tisserand
.
Some optimizations of hardware multiplication by constant matrices.
IEEE Trans. Comput.
,
10 ,
1271 -
1282
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060250
Related content
content/journals/10.1049/iet-cds_20060250
pub_keyword,iet_inspecKeyword,pub_concept
6
6