© The Institution of Engineering and Technology
The paper presents a low-voltage (1–1.5 V) 16-bit Booth leapfrog array multiplier with emphasis on low energy dissipation, relatively high speed and small IC area. These attributes are achieved in two ways. First, low (hardware) complexity dynamic adders (DAs) are proposed and they are used to reduce spurious switching in the multiplier. Second, the specificities of the leapfrog architecture are exploited with the use of different output rates of the sum and carry outputs of the proposed DAs. When compared with other array multiplier designs, the proposed multiplier features the lowest energy dissipation and one of the shortest delays, resulting in the lowest energy–delay product. Furthermore, when compared with the reported dynamic array multiplier that features somewhat similar electrical characteristics, the proposed multiplier is advantageous in its substantially smaller (∼33%) IC area. Based on a 0.35 µm dual-poly four-metal CMOS process and at 1 V operation, the proposed multiplier dissipates ∼18 pJ, has a delay of ∼188 ns and occupies 0.11 mm2 of IC area. The proposed design is appropriate for low-voltage energy-critical and IC area-critical applications including hearing aids.
References
-
-
1)
-
K.-S. Chong ,
B.-H. Gwee ,
J.S. Chang
.
A 16-channel low power non-uniform spaced filter bank core for digital hearing aids.
IEEE Trans. Circuits Syst. II.
,
9 ,
853 -
859
-
2)
-
S.K. Rao
.
Multiplier circuit’. U.S. Patent 5 038 315, 6 August, 1991.
-
3)
-
A.P. Chandrakasan ,
R.W. Brodersen
.
(1995)
Low power digital CMOS design.
-
4)
-
S.S. Mahant-Shetti ,
P.T. Balsara ,
C. Lemonds
.
High performance low power array multiplier using temporal tiling.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 1999
,
1 ,
121 -
124
-
5)
-
Sakuta, T., Lee, W., Balsara, P.T.: `Delay balanced multipliers for low power/low voltage DSP core', Proc. IEEE Symp. on Low Power Electronics, October 1995, San Jose, USA, p. 36–37.
-
6)
-
K.-S. Chong ,
B.-H. Gwee ,
J.S. Chang
.
A low power 16-bit Booth leapfrog array multiplier using dynamic adders’. Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS'04), Vancouver, Canada, May 2004.
-
7)
-
Z. Huang ,
M.D. Ercegovac
.
High-performance low-power left-to-right array multiplier design.
IEEE Trans. Comput.
,
3 ,
272 -
283
-
8)
-
R. Gonzalez ,
M. Horowitz
.
Energy dissipation in general purpose microprocessors.
IEEE J. Solid-State Circuits
,
9 ,
1277 -
1284
-
9)
-
Sobelman, G.E., Raatz, D.L.: `Low-power multiplier design using delayed evaluation', Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS'95), May 1995, Seattle, USA, p. 1564–1567.
-
10)
-
B.-H. Gwee ,
J.S. Chang ,
V. Adrian
.
A micropower low distortion digital class D amplifier based on an algorithmic pulsewidth modulator.
IEEE Trans. Circuits Syst. I
,
10 ,
2007 -
2022
-
11)
-
S.M. Kang ,
Y. Leblebigi
.
CMOS digital integrated circuits’ (McGraw-Hill, Singapore, 1999).
-
12)
-
B. Parhami
.
(2000)
Computer arithmetic, algorithms, and hardware designs.
-
13)
-
K.-S. Chong ,
B.-H. Gwee ,
J.S. Chang
.
A micropower low-voltage multiplier with reduced spurious switching.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
2 ,
255 -
265
-
14)
-
N.F. Concalves ,
De Man
.
NORA: a racefree dynamic CMOS technique for pipelined logic structures.
IEEE J. Solid-State Circuits
,
3 ,
261 -
266
-
15)
-
B.L. Sim ,
Y.C. Tong ,
J.S. Chang ,
C.T. Tan
.
A parametric formulation of the generalized spectral subtraction method.
IEEE Trans. Speech Audio Process.
,
4 ,
328 -
337
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060109
Related content
content/journals/10.1049/iet-cds_20060109
pub_keyword,iet_inspecKeyword,pub_concept
6
6