Supply current spectrum estimation of digital cores at early design

Supply current spectrum estimation of digital cores at early design

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new, approximate method is presented to calculate a digital core supply current spectrum. The method is based on characterisation of supply current pulses in terms of the rise and fall times and pulse width. The upper limits (an envelope) for the supply current spectrum are derived using logic signal transition densities at digital core internal nodes. Contrary to the known methods, the proposed one uses limited data and generates much needed supply current information strongly desired by a system designer at a very early system planning. By using the probabilistic and statistical techniques the method is only weakly dependent on input sequence pattern and gives reliable final results.


    1. 1)
      • D.T. Blaauw , V. Chanhee Oh Zolotov , A. Dasgupta . Static electromigration analysis for on-chip signal interconnects. IEEE Trans. CAD Integr. Circuit Syst. , 39 - 48
    2. 2)
    3. 3)
    4. 4)
      • V. Mezhiba , E.G. Friedman . (2004) Power distribution networks in high speed integrated circuits.
    5. 5)
      • E. Garpurey , P. Miliozzi , R.G. Mayer , A.L. Sangiovanni-Vincentelli . (2001) Substrate noise: analysis and optimization for IC design.
    6. 6)
      • R.M. Secareanu , S. Warner , S. Seabridge , C. Burke , J. Becerra , T.E. Watrobski , C. Morton , W. Staub , T. Tellier , I.S. Kourtev , E.G. Friedman . Substrate coupling in digital circuits in mixed-signal smart-power systems. IEEE Trans. VLSI , 67 - 78
    7. 7)
    8. 8)
    9. 9)
      • A.A. Abidi , P.R. Gray , R.G. Meyer . (1999) Integrated circuits for wireless communications.
    10. 10)
      • Blakiewicz, G., Chrzanowska-Jeske, M.: `Modeling of substrate noise block properties for early prediction', Proc. ISCAS, 2005, 3, p. 3015–3018.
    11. 11)
    12. 12)
      • Bachmann, W.W., Huss, S.A.: `Estimation of signal activity in digital circuits based on multiple abstraction levels and massive parallel simulation techniques', Proc. SCS European Simulation Multiconference, 1999, p. 239–246.
    13. 13)
    14. 14)
      • Kouroussis, D., Najm, F.N.: `A static pattern-independent technique for power grid voltage integrity verification', Proc. ACM/IEEE Design Automation Conf., 2003, p. 99–104.
    15. 15)
      • Blakiewicz, G., Chrzanowska-Jeske, M.: `Estimation of supply current spectrum for early noise evaluation', Proc. ISCAS, 2006, 4, p. 4151–4154.
    16. 16)
      • H. Kriplani , F.N. Najm , I.N. Hajj . Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal correlations, and their resolution. IEEE Trans. Comput.-Aided Des. , 998 - 1012
    17. 17)
      • Burch, R., Najm, F., Yang, P., Hocevar, D.: `Pattern-independent current estimation for reliability analysis of CMOS circuits', Proc. 25th ACM/IEEE DAC, 1988, p. 294–299.
    18. 18)
      • A. Nardi , H. Zeng , J.L. Garrett , L. Daniel , A.L. Sangiovanni-Vincentelli . A methodology for the computation of an upper bound on noise current spectrum of CMOS switching activity. IEEE ICCAD , 778 - 785
    19. 19)
      • R. Jacob Baker . CMOS circuit design, layout, and simulation.

Related content

This is a required field
Please enter a valid email address