© The Institution of Engineering and Technology
The design of a flash-based reference voltage generator used to generate the drain bias reference voltage for flash sensing is described. The flash cell drain must maintain a stable voltage during read operation, irrespective of supply voltage within the chip, to avoid drain disturb condition. Since this reference voltage needs to supply the entire chip, the high capacitance associated with this node usually requires a long time to power-up. A scheme used to reduce the power-up time by a factor 20× from conventional design, while maintaining the design required precision of 2% in the reference voltage output is described. Since the circuit is also required to be ON during the entire operational phase of the chip, design methods used to lower the current consumed by the circuit using a sample-and-hold scheme are also discussed.
References
-
-
1)
-
R. Bez ,
E. Camerlenghi ,
A. Modelli ,
A. Visconti
.
Introduction to flash memory.
Proc. IEEE
,
4 ,
489 -
502
-
2)
-
Taub, M.J., Bains, R.K., Barkley, G.J., Castro, H.A., Christensen, G.V., Eilert, S.S., Fackenthal, R., Giduturi, H., Goldman, M., Haid, C., Haque, R., Parat, K., Peterson, S., Proescholdt, A.D., Ramamurthi, K., Ruby, P.D., Sivakumar, B., Smidt, A., Srinivasan, B., Szwarc, M., Tedrow, K.D., Young, D.J.: `A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming', IEEE Int. Solid-State Circuits Conf., 2005, San Francisco, CA, Session#2.
-
3)
-
P. Cappellett ,
C. Golla ,
P. Olivo ,
E. Zanoni
.
Flash memories.
-
4)
-
S. Aritome ,
R. Shirota ,
G. Hemnik ,
T. Endoh ,
F. Masuoka
.
Reliability issues of flash memory cells.
Proc. IEEE
,
5 ,
776 -
788
-
5)
-
Pathak, B., Cabrera, A., Christensen, G., Darwish, A., Goldman, M., Haque, R., Jorgensen, J., Kajley, R., Ly, T., Marvin, F., Monasa, S., Nguyen, Q., Pierce, D., Sendrowski, A., Sharif, I., Shimoyoshi, H.H., Smidt, A., Sundaram, R., Taub, M., Tran, W., Trivedi, R., Walimbe, P., Yu, E.: `A 1.8 V 64 MB 100 MHz read-while-write flash memory', IEEE Int. Solid-State Circuits Conf., 2000, San Francisco, CA.
-
6)
-
T. Kuroda ,
T. Sakurai
.
Overview of low-power ULSI circuit techniques.
IEICE Trans. Electron.
,
4 ,
334 -
344
-
7)
-
K.E. Kuijek
.
A precision reference voltage source.
IEEE J. Solid-State Circuits
,
3 ,
222 -
226
-
8)
-
T. Kawahara ,
S. Saeki ,
Y. Jyouno ,
N. Miyamoto ,
T. Kobayashi ,
K. Kimura
.
Internal voltage generator for low voltage, quarter micrometer flash memories.
IEEE J. Solid-State Circuits
,
1 ,
126 -
132
-
9)
-
B.K. Ahuja ,
H. Vu ,
C.A. Labor ,
W.H. Owen
.
A very high precision 500-nA CMOS floating-gate analog voltage reference.
IEEE J. Solid-State Circuits
,
12 ,
2364 -
2372
-
10)
-
A.-J. Annema
.
Low-power bandgap references featuring DTMOST's.
IEEE J. Solid-State Circuits
,
949 -
955
-
11)
-
H. Bamba
.
A CMOS bandgap reference circuit with sub 1 volt operation.
IEEE J. Solid-State Circuits
,
670 -
675
-
12)
-
J. Doyle ,
Y.J. Lee ,
Y-B. Kim ,
H. Wilsch ,
F. Lombardi
.
A CMOS subbandgap reference circuit with 1-V power supply voltage.
IEEE J. Solid-State Circuits
,
1 ,
252 -
255
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060032
Related content
content/journals/10.1049/iet-cds_20060032
pub_keyword,iet_inspecKeyword,pub_concept
6
6