Design of a flash-based reference voltage generator for drain bias circuit

Design of a flash-based reference voltage generator for drain bias circuit

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The design of a flash-based reference voltage generator used to generate the drain bias reference voltage for flash sensing is described. The flash cell drain must maintain a stable voltage during read operation, irrespective of supply voltage within the chip, to avoid drain disturb condition. Since this reference voltage needs to supply the entire chip, the high capacitance associated with this node usually requires a long time to power-up. A scheme used to reduce the power-up time by a factor 20× from conventional design, while maintaining the design required precision of 2% in the reference voltage output is described. Since the circuit is also required to be ON during the entire operational phase of the chip, design methods used to lower the current consumed by the circuit using a sample-and-hold scheme are also discussed.


    1. 1)
      • T. Kuroda , T. Sakurai . Overview of low-power ULSI circuit techniques. IEICE Trans. Electron. , 4 , 334 - 344
    2. 2)
      • Taub, M.J., Bains, R.K., Barkley, G.J., Castro, H.A., Christensen, G.V., Eilert, S.S., Fackenthal, R., Giduturi, H., Goldman, M., Haid, C., Haque, R., Parat, K., Peterson, S., Proescholdt, A.D., Ramamurthi, K., Ruby, P.D., Sivakumar, B., Smidt, A., Srinivasan, B., Szwarc, M., Tedrow, K.D., Young, D.J.: `A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming', IEEE Int. Solid-State Circuits Conf., 2005, San Francisco, CA, Session#2.
    3. 3)
    4. 4)
      • P. Cappellett , C. Golla , P. Olivo , E. Zanoni . Flash memories.
    5. 5)
      • J. Doyle , Y.J. Lee , Y-B. Kim , H. Wilsch , F. Lombardi . A CMOS subbandgap reference circuit with 1-V power supply voltage. IEEE J. Solid-State Circuits , 1 , 252 - 255
    6. 6)
      • K.E. Kuijek . A precision reference voltage source. IEEE J. Solid-State Circuits , 3 , 222 - 226
    7. 7)
      • T. Kawahara , S. Saeki , Y. Jyouno , N. Miyamoto , T. Kobayashi , K. Kimura . Internal voltage generator for low voltage, quarter micrometer flash memories. IEEE J. Solid-State Circuits , 1 , 126 - 132
    8. 8)
    9. 9)
      • H. Bamba . A CMOS bandgap reference circuit with sub 1 volt operation. IEEE J. Solid-State Circuits , 670 - 675
    10. 10)
      • B.K. Ahuja , H. Vu , C.A. Labor , W.H. Owen . A very high precision 500-nA CMOS floating-gate analog voltage reference. IEEE J. Solid-State Circuits , 12 , 2364 - 2372
    11. 11)
      • Pathak, B., Cabrera, A., Christensen, G., Darwish, A., Goldman, M., Haque, R., Jorgensen, J., Kajley, R., Ly, T., Marvin, F., Monasa, S., Nguyen, Q., Pierce, D., Sendrowski, A., Sharif, I., Shimoyoshi, H.H., Smidt, A., Sundaram, R., Taub, M., Tran, W., Trivedi, R., Walimbe, P., Yu, E.: `A 1.8 V 64 MB 100 MHz read-while-write flash memory', IEEE Int. Solid-State Circuits Conf., 2000, San Francisco, CA.
    12. 12)
      • R. Bez , E. Camerlenghi , A. Modelli , A. Visconti . Introduction to flash memory. Proc. IEEE , 4 , 489 - 502

Related content

This is a required field
Please enter a valid email address