Silicon germanium programmable circuits for gigahertz applications

Silicon germanium programmable circuits for gigahertz applications

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Implementation of a silicon germanium (SiGe) field programmable gate array (FPGA) has been described. The reconfigurable basic cell (BC) that evolved from the Xilinx XC6200 has been redesigned to achieve high speed with lower power consumption. The propagation delay of the BC in comparison to the BC implemented in the earlier generation SiGe process has been reduced to 18% of its original value (from 240 to 42 ps) and the power consumption has been comparably reduced. The range of power reduction is from 13% of its original value when the BC is fully turned on down to 2% when the power saving scheme is applied. A 20×20 SiGe FPGA with physical dimensions of 4.5×4.8 mm has been fabricated using the IBM 120 GHz (7HP) process. To deliver a 10 GHz clock, an H tree has been designed and implemented with reduced skew. To demonstrate its performance, a 4∶1 multiplexer (MUX) has been mapped for comparison with various CMOS FPGAs. The SiGe FPGA can achieve an 8 Gbps transmission rate, which is a 40 times improvement over the same implementation on a Xilinx Virtex CMOS FPGA. Other comparisons between the SiGe FPGA and commercial FPGAs have also been included. From simulations and measurements, the SiGe FPGAs have been shown to have high performance that can successfully tackle gigahertz applications.


    1. 1)
      • McDonald, J.F., Goda, B.S.: `Reconfigurable FPGAs in the 1–20 GHz bandwidth with HBT BiCMOS', Proc. 1st NASA/DoD Workshop on Evolvable Hardware, July 1999, p. 188–192.
    2. 2)
      • B.S. Goda , J.F. McDonald , S.R. Carlough , T.W. Krawczyk , R.P. Kraft . SiGe HBT BiCMOS FPGA for fast reconfigurable computing. IEE Proc., Comput. Digit. Tech. , 3 , 189 - 194
    3. 3)
      • G. Freeman , M. Meghelli , Y. Kwark . 40 Gb/s circuits built from a 120 GHz fT SiGe technology. IEEE J. Solid-State Circuits , 1106 - 1114
    4. 4)
      • A.J. Joseph , J. Dunn , G. Freeman . Product applications and technology directions with SiGe BiCMOS. IEEE J. Solid-State Circuits , 1471 - 1478
    5. 5)
      • K. Martin . (2000) Digital integrated circuit design.
    6. 6)
      • Churcher, S., Kean, T., Wilkie, B.: `XC6200 Fastmap processor interface', Proc. 5th Int. Workshop on Field Programmable Logic and Applications, 1995, Lect. Notes Comput. Sci., 975.
    7. 7)
      • T. Kean . (1997) Reconfigurable computing and the Xilinx XC6200.
    8. 8)
      • K. Kishine , Y. Kobayashi , H. Ichino . A high speed, low-power bipolar digital circuit for Gb/s LSI's: current mirror control logic. IEEE J. Solid-State Circuits , 2 , 215 - 221
    9. 9)
      • N. Foroudi , S. Fulga , P. Suppiah , J.N.M. Peirce . (2001) Low-voltage low power topology for high-speed applications.
    10. 10)
      • Guo, J.-R., You, C., Zhou, K., Goda, B.S., Kraft, R.P., McDonald, J.F.: `A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS Technology', 11thACM Int. Symp. on Field Program. Gate Arrays, February 2003, CA, p. 145–153.
    11. 11)
    12. 12)
      • Krawczyk, T.: `Circuits for the design of a serial communication system utilizing SiGe HBT technology', January 2000, PhD, Rensselaer Polytechnic Institute.
    13. 13)
      • W.J. Dally , J.W. Poulton . (1998) Digital systems engineering.
    14. 14)
      • ‘IBM SiGe Designer's manual’, IBM Inc., Burlington, Vermont, 2001.
    15. 15)
      • Diao, J., Guo, J.-R., Chu, M., Kraft, R.P., McDonald, J.F.: `Modeling of two coupled transmission lines in even and odd mode', Proc. VLSI Multilayer Interconnect Conf. Los Angeles, CA, 2003.
    16. 16)
      • Xilinx: ‘Virtex-II Pro FPGA: DC and switching characteristics’, p. 7.
    17. 17)
      • Xilinx Power consumption work sheet V. 1.5. Available online at:

Related content

This is a required field
Please enter a valid email address