Macromodelling of differential drivers

Macromodelling of differential drivers

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The development of macromodels of differential drivers for the prediction of the analogue operation of very high-speed digital communication links is explored. The macromodels are mathematical relations hiding the information on the internal structure of devices; they are estimated from port device responses and can be easily implemented in any circuit or analogue mixed-signal simulator as SPICE-like subcircuits or VHDL-AMS code descriptions. Accuracy and efficiency are assessed by applying the modelling procedure to actual devices.


    1. 1)
      • Bloomingdale, C., Hendrickson, G.: `LVDS data outputs for high-speed analog-to-digital converters', 2001, Analog Devices Technical Paper.
    2. 2)
      • `Electrical characteristics of low voltage differential signaling (LVDS) interface circuits', ANSI/TIA/EIA-644, March 1996.
    3. 3)
      • `IEEE Standard for Low Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI)', IEEE std. 1596.3-1996, 1996.
    4. 4)
      • I/O Buffer Information Specification (IBIS) Ver. 4.1, January 2004. Available online at:
    5. 5)
      • Hegazy, H., Korany, M.: `IBIS modeling of LVDS buffers', November 2002, Mentor Graphics Technical Paper.
    6. 6)
      • A. Muranyi . (2003) Introduction to IBIS models and IBIS model making.
    7. 7)
      • A. Boni , A. Pierazzi , D. Vecchi . LVDS I/O interface for Gb/s-per-pin operation in 0.35 µm CMOS. IEEE J. Solid-State Circuits , 4 , 706 - 711
    8. 8)
      • Young, B.: `An SOI CMOS LVDS driver and receiver pair', Proc. 2001 Symp. VLSI Circuits, 14–16 June 2001, Kyoto, Japan, p. 153–154.
    9. 9)
      • Gabara, T., Fischer, W., Werner, W., Siegel, S., Kothandaraman, M., Metz, P., Gradl, D.: `LVDS I/O buffers with a controlled reference circuit', Proc. 10th Ann. IEEE Int. ASIC Conf. Exhibit, 7–10 September 1997, Portland, OR, USA, p. 311–315.
    10. 10)
      • I.S. Stievano , I.A. Maio , F.G. Canavero . Parametric macromodels of digital I/O ports. IEEE Trans. Adv. Packag. , 2 , 255 - 264
    11. 11)
      • Stievano, I.S., Canavero, F.G., Maio, I.A.: `On the behavioral modeling of integrated circuit output buffers', Proc. 12th IEEE Topical Meeting on Electrical Perform Electron Packaging, EPEP, 27–29 October 2003, Princeton, NJ, p. 281–284.
    12. 12)
    13. 13)
      • `IEEE Standard VHDL Analog and Mixed-Signal Extensions', IEEE std. 1076.1-1999, 18 March 1999, IEEE std. 1076.1-1999.
    14. 14)
    15. 15)
      • Stievano, I.S., Maio, I.A., Canavero, F.G., Siviero, C.: `Behavioral macromodels of differential drivers with pre-emphasis', Proc. 9th IEEE Workshop on Signal Propagation on Interconnects, 10–13 May 2005, Garmisch-Partenkirchen, Germany, p. 129–132.
    16. 16)
    17. 17)
      • Nguyen, D., Widrow, B.: `Improving the learning speed of 2-layer neural networks by choosing initial values of the adaptive weights', Proc. Int. Joint Conf. on Neural Netw. (IJCNN), 17–21 June 1990, San Diego, CA, USA, p. 21–26.

Related content

This is a required field
Please enter a valid email address