Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Soft fault diagnosis of non-linear circuits having multiple DC solutions

© The Institution of Engineering and Technology
Received 29/04/2020, Accepted 28/07/2020, Revised 29/06/2020, Published 17/08/2020

This study deals with a single soft fault diagnosis of non-linear circuits having multiple DC solutions. The key problem of the diagnosis is arranging a measurement test. Creation of the test for the above-defined class of circuits is discussed in detail. It is assumed that only input and output terminals are accessible in the circuit. The test is created based on some single-valued input or transfer characteristics traced in a modified circuit. The modification does not disturb the integrity of the circuit and is realised by connecting some components to the accessible terminals. A very fast method for tracing the characteristics is developed. Having appropriate characteristics several values of the exciting voltage are chosen and the corresponding values of voltage or current defined by the characteristic are measured in the course of testing. The method for arranging the measurement test is illustrated using four non-linear circuits having multiple DC solutions and three of them were built in bipolar and complementary metal-oxide-semiconductor (CMOS) technology. One of the circuits is comprehensibly diagnosed using a method for detecting, locating, and estimating values of different faulty parameters exploiting the proposed test.

Inspec keywords: CMOS integrated circuits; fault diagnosis; nonlinear network analysis; integrated circuit testing

Other keywords: single soft fault diagnosis; modified circuit; measurement test; exciting voltage; multiple DC solutions; CMOS technology; input-output terminals; bipolar technology; nonlinear circuits

Subjects: CMOS integrated circuits; Nonlinear network analysis and design; Semiconductor integrated circuit design, layout, modelling and testing

References

    1. 1)
      • 3. Sun, Y.: ‘Test and diagnosis of analogue, mixed-signal and RF integrated circuits: the system on chip approach’ (IET Digital Library, UK, 2008).
    2. 2)
      • 6. Golonek, T., Rutkowski, J.: ‘Genetic-algorithm-based method for optimal analog test points selection’, IEEE Trans. Circuits Syst. II, Express Briefs, 2007, 54, (2), pp. 117–121.
    3. 3)
      • 21. Tadeusiewicz, M., Hałgas, S.: ‘A method for local parametric fault diagnosis of a broad class of analog integrated circuits’, IEEE Trans. Instrum. Meas., 2018, 67, (2), pp. 328–337.
    4. 4)
      • 33. ‘ICAP4. Working with model libraries’. Intusoft, 2000.
    5. 5)
      • 24. Yang, C., Yang, J., Liu, Z., et al: ‘Complex field fault modeling-based optimal frequency selection in linear analog circuit fault diagnosis’, IEEE Trans. Instrum. Meas., 2014, 63, (4), pp. 813–825.
    6. 6)
      • 29. Zhou, Q.Z., Xie, Y.L., Li, X.F., et al: ‘Methodology and equipments for analog circuit parametric faults diagnosis based on matrix eigenvalues’, IEEE Trans. Appl. Supercond., 2014, 24, (5), pp. 1–6.
    7. 7)
      • 2. Kabisatpathy, P., Barua, A., Sinha, S.: ‘Fault diagnosis of analog integrated circuits’ (Springer, Dordrecht, 2005).
    8. 8)
      • 19. Tadeusiewicz, M., Kuczynski, A., Hałgas, S.: ‘Spot defect diagnosis in analog nonlinear circuits with possible multiple operating points’, J. Electron. Test., 2015, 31, pp. 491–502.
    9. 9)
      • 34. Rabaey, J.M., Chandrakasan, A., Nokolic, B.: ‘Digital integrated circuits: A Design Perspective’ (Prentice Hall, NJ, USA, 2003, 2nd edition).
    10. 10)
      • 20. Tadeusiewicz, M., Hałgas, S.: ‘A systematic method for arranging diagnostic tests in linear analog DC and AC circuits’, J. Electron. Test., 2017, 33, pp. 147–156.
    11. 11)
      • 5. Deng, Y., Shi, Y., Zhang, W.: ‘An approach to locate parametric faults in nonlinear analog circuits’, IEEE Trans. Instrum. Meas., 2012, 61, (2), pp. 358–367.
    12. 12)
      • 32. Willson, A.N.: ‘Some aspects of the theory of nonlinear networks’, Proc. IEEE, 1973, 61, (8), pp. 1092–1113.
    13. 13)
      • 11. Luo, H., Lu, W., Wang, Y., et al: ‘A novel approach for analog fault diagnosis based on stochastic signal analysis and improved ghmm’, Measurement, 2016, 81, pp. 26–35.
    14. 14)
      • 25. Yongle, X., Xifeng, L., Sanshan, X., et al: ‘Soft fault diagnosis of analog circuits via frequency response function measurements’, J. Electron. Test., 2014, 30, pp. 243–249.
    15. 15)
      • 28. Zhou, L., Shi, Y., Tang, J., et al: ‘Soft fault diagnosis of analog circuits via frequency response function measurements’, Metrol. Meas. Syste., 2009, 16, pp. 61–75.
    16. 16)
      • 7. Grasso, F., Luchetta, A., Manetti, S., et al: ‘A method for the automatic selection of test frequencies in analog fault diagnosis’, IEEE Trans. Instrum. Meas., 2007, 56, (6), pp. 2322–2329.
    17. 17)
      • 31. Tadeusiewicz, M., Halgas, S.: ‘Computing multivalued input-output characteristics in the circuits containing bipolar transistors’, IEEE Trans. Circuits Syst. I, Regul.Pap., 2004, 51, (9), pp. 1859–1867.
    18. 18)
      • 27. Zhao, D., He, Y.: ‘A new test point selection method for analog circuit’, J. Electron. Test., 2015, 31, pp. 53–66.
    19. 19)
      • 17. Tadeusiewicz, M., Hałgas, S.: ‘A new approach to multiple soft fault diagnosis of analog BJT and CMOS circuits’, IEEE Trans. Instrum. Meas., 2015, 64, (10), pp. 2688–2695.
    20. 20)
      • 18. Tadeusiewicz, M., Kuczynski, A., Hałgas, S.: ‘Catastrophic fault diagnosis of a certain class of nonlinear analog circuits’, Circuits Syst. Signal Process., 2015, 34, (2), pp. 353–375.
    21. 21)
      • 4. Aminian, M., Aminian, F.: ‘A modular fault-diagnostic system for analog electronic circuits using neural networks with wavelet transform as a preprocessor’, IEEE Trans. Instrum. Meas., 2007, 56, (5), pp. 1546–1554.
    22. 22)
      • 14. Saeedi, S., Pishgar, S.H., Eslami, M.: ‘Optimum test point selection method for analog fault dictionary techniques’, Analog Integr. Circuits Signal Process., 2019, 100, (1), pp. 167–179.
    23. 23)
      • 30. Tadeusiewicz, M., Halgas, S.: ‘Improved algorithm for computing all the DC operating points of diode-transistor circuits’. 2009 European Conf. on Circuit Theory and Design, Antalya, Turkey, 2009, pp. 489–492.
    24. 24)
      • 12. Khanlari, M., Ehsanian, M.: ‘A test point selection approach for DC analog circuits with large number of predefined faults’, Analog Integr. Circuits Signal Process., 2020, 102, pp. 225–235.
    25. 25)
      • 9. Jahangiri, M., Razaghian, F.: ‘Fault detection in analogue circuits using hybrid evolutionary algorithm and neural network’, Analog Integr. Circuits Signal Process., 2014, 80, (3), pp. 551–556.
    26. 26)
      • 15. Somayajula, S.A.S., Sanchez-Sinencio, E., Pineda de Gyvez, J.: ‘Analog fault diagnosis based on ramping power supply current signature clusters’, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1996, 43, (10), pp. 703–712.
    27. 27)
      • 10. Long, B., Li, M., Wang, H., et al: ‘Diagnostics of analog circuits based on LS-SVM using time-domain features’, Circuits Syst. Signal Process., 2013, 32, (6), pp. 2683–2706.
    28. 28)
      • 8. Han, H., Wang, H., Tian, S., et al: ‘A new analog circuit fault diagnosis method based on improved mahalanobis distance’, J. Electron. Test., 2013, 29, pp. 95–102.
    29. 29)
      • 22. Tadeusiewicz, M., Hałgas, S.: ‘A method for fault diagnosis of nonlinear circuits’, COMPEL – Int. J. Comput. Math. Electr. Electron. Eng., 2019, 38, (6), pp. 1770–1781.
    30. 30)
      • 26. Yuan, L., He, Y., Huang, J., et al: ‘A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor’, IEEE Trans. Instrum. Meas., 2010, 59, (3), pp. 586–595.
    31. 31)
      • 23. Tang, X., Xu, A., Li, R., et al: ‘Simulation-based diagnostic model for automatic testability analysis of analog circuits’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2018, 37, (7), pp. 1483–1493.
    32. 32)
      • 16. Tadeusiewicz, M., Hałgas, S., Korzybski, M.: ‘An algorithm for soft-fault diagnosis of linear and nonlinear circuits’, IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., 2002, 49, (11), pp. 1648–1653.
    33. 33)
      • 13. Li, Y., Zhang, R., Guo, Y., et al: ‘Nonlinear soft fault diagnosis of analog circuits based on RCCA-SVM’, IEEE Access, 2020, 8, pp. 60951–60963.
    34. 34)
      • 1. Gizopoulos, D.: ‘Advances in electronic testing: challenges and methodologies’ (Springer, Dordrecht, 2006).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2020.0197
Loading

Related content

content/journals/10.1049/iet-cds.2020.0197
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address