Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Compact on-the-fly-enabled termination with high-current density and ESD compliance

In wireline communication systems, InterSymbol Interference (ISI) may also occur by termination mismatch at either end of a long channel. Termination resistors, characteristic channel impedance, and connectors may get altered by temperature and supply voltage variations during operation. Wireline front-ends may exercise on-the-fly termination calibration to mitigate ISI during operation. Here the authors demonstrate the impact on signal integrity of an on-the-fly termination calibration using moderated coarse calibration steps. They introduce a resistance termination calibration scheme that enables fine steps and considers high-current density effects during ElectroStatic Discharge events. The simulation results of an implemented calibration scheme within a front-end operating at 3.2 Gb/s ensure open data eyes during on-the-fly termination calibration. A comparison with a conventional scheme illustrates how coarse calibration generates undesired reflected waves, handicapping signal integrity.

References

    1. 1)
      • 7. Dovale, L., Moya, J.S., Roa, E.: ‘A programmable and low-area on-die termination for high-speed interfaces’. IEEE 10th Latin American Symp. on Circuits & Systems (LASCAS), Armenia, Colombia, 2019, pp. 14.
    2. 2)
      • 2. Razavi, B.: ‘Broadband ESD protection circuits in CMOS technology’, J. Solid-State Circuit, 2003, 38, (12), pp. 23342340.
    3. 3)
      • 4. Seong-Jin, J., Jin-Seok, K.: ‘Circuit and method for controlling on-die signal termination’. US6762620B2, 2002.
    4. 4)
      • 10. Choi, M., Lee, S., Lee, M., et al: ‘An FFE TX with 3.8x eye improvement by automatic impedance adaptation for universal compatibility with arbitrary channel and RX impedances’. Symp. on VLSI Circuits, Kyoto, Japan, 2017.
    5. 5)
      • 1. Hollis, T., Comer, D.J., Comer, D.T.: ‘Mitigating ISI through self-calibrating continuous-time equalization’, IEEE Trans. Circuits Syst. I, 2006, 53, (10), pp. 22342245.
    6. 6)
      • 6. Ho, K.K., Ji, B.S.: ‘Calibration circuit of on-die termination device’. US7911223B2, 2007.
    7. 7)
      • 8. Haykin, S.: ‘Communication systems’ (Wiley John & Sons, New Jersey, USA., 2009).
    8. 8)
      • 3. Yoo, J., Lee, Y., Choi, Y.: ‘A low-power post-LPDDR4 interface using AC termination at RX and an active inductor at TX’, IEEE Trans. Circuits Syst. II, Express Briefs, 2018, 65, (6), pp. 789793.
    9. 9)
      • 5. Taguchi, M.: ‘Bus configuration and input/output buffer’. US6154047A, 1996.
    10. 10)
      • 9. Gossner, H., Esmark, K., Stadler, W.: ‘Simulation methods for ESD protection development’ (Elsevier Science, Oxford, UK., 2003).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2020.0017
Loading

Related content

content/journals/10.1049/iet-cds.2020.0017
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address