© The Institution of Engineering and Technology
Ternary content addressable memory (TCAM) is a high-speed memory employed in network search engines which consume significant power. Many authors have provided efficient power solutions by proposing different match line schemes. This study proposes the use of energy recovering adiabatic logic scheme in the design of power-efficient TCAM. Two different innovative quasi-adiabatic TCAM (QATCAM) core cells are designed. The design is implemented in 180 nm complementary metal-oxide semiconductor technology with a power clock of 1.8 V on Cadence Virtuoso. It is found that the power dissipated by the proposed QATCAM cells is lower than its conventional counterparts. Adiabatic TCAM arrays are designed using adiabatic peripheral circuits. The proposed adiabatic TCAM core cells yield more considerable power savings even at higher frequencies up to 1 GHz.
References
-
-
1)
-
34. Kesselman, A., Kogan, K., Nemzer, S., et al: ‘Space and speed trade-offs in TCAM hierarchical packet classification’, J. Comput. Syst. Sci., 2013, 79, (1), pp. 111–121.
-
2)
-
36. Sardinha, L.H.B., Silva, D.S., Vieira, M.A.M., et al: ‘TCAM/CAM-QCA: (ternary) content addressable memory using quantum-dot cellular automata’, Microelectron. J., 2015, 46, (7), pp. 563–571.
-
3)
-
20. Vijayasarathi, D.S., Nourani, M., Akhbarizadeh, M.J., et al: ‘Ripple-precharge TCAM: a low power solution for network search engines’. Proc. 2005 Int. Conf. on Computer Design (ICCD'05), San Jose, CA, USA, November 2005, pp. 243–248.
-
4)
-
27. Ullah, Z., Jaiswal, M.K., Cheung, R.C.C.: ‘E-TCAM: an efficient SRAM-based architecture for TCAM’, Circuits Syst. Signal Process., 2014, 33, (10), pp. 3123–3144.
-
5)
-
24. Maurya, S.K., Clark, L.T.: ‘A dynamic longest prefix matching content addressable memory for IP routing’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, 19, (6), pp. 963–972.
-
6)
-
33. Kramer, A., Denker, J.S., Flower, B., et al: ‘2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits’. Proc. 1995 Int. Symp. on Low Power Design, ISLPED'95, AT&T Bell Laboratories, Holmdel, NJ, 1995, pp. 191–196, , doi: 10.1145/224081.224115.
-
7)
-
31. Sandhya, M., Vinoth Kumar, M.: ‘Recent development in efficient adiabatic logic circuits and power analysis with CMOS logic’, Procedia Comput. Sci., 2015, 57, pp. 1299–1307.
-
8)
-
37. Heikalabad, S.R., Navin, A.H., Zadeh, M.H.: ‘Content addressable memory cell in quantum-dot cellular automata’, Microelectron. Eng., 2016, 163, (1), pp. 140–150.
-
9)
-
22. Guo, R., Delgado-Frias, J.G.: ‘IP routing table compaction and sampling schemes to enhance TCAM cache performance’, J. Syst. Archit., 2009, 55, (1), pp. 61–69.
-
10)
-
16. Woo, K.-C., Yang, B.-D.: ‘Low-area TCAM using a don't care reduction scheme’, IEEE J. Solid-State Circuits, 2018, 53, (8), pp. 1–7, doi: 10.1109/JSSC.2018.2822696.
-
11)
-
35. Khasanvis, S., Csaba, M.R., Moritz, A.: ‘Heterogeneous graphene–CMOS ternary content addressable memory’, J. Parallel Distrib. Comput., 2014, 74, (6), pp. 2497–2503.
-
12)
-
13. Jothi, D., Sivakumar, R.: ‘Design and analysis of power efficient binary content addressable memory (PEBCAM) core cells’, Circuits Syst. Signal Process., 2017, 37, pp. 1422–1451.
-
13)
-
30. Shinghal, D., Saxena, A., Noor, A.: ‘Adiabatic logic circuits: a retrospect’, MIT Int. J. Electron. Commun. Eng., 2013, 3, (2), pp. 108–114.
-
14)
-
12. Jothi, D., Sivakumar, R.: ‘A completely efficient charge recovery adiabatic logic content addressable memory’. Int. Conf. on Computers, Communications, and Systems (ICCCS 2015), Kanyakumari,Tamilnadu, India, November 2015.
-
15)
-
25. Ullah, Z., Ilgon, K., Baeg, S.: ‘Hybrid partitioned SRAM-based ternary content addressable memory’, IEEE Trans. Circuits Syst. I, 2012, 59, (12), pp. 2969–2979.
-
16)
-
17)
-
11. Jothi, D., Saranya, L.: ‘Power efficient CAM using adiabatic logic’. Second IEEE Int. Conf. on Innovations in Information, Embedded and Communication Systems, Coimbatore, Tamilnadu, India, March 2015.
-
18)
-
38. Yang, R., Li, H., Smithe, K.K.H., et al: ‘Ternary content-addressable memory with MoS2 transistors for massively parallel data search’, Nature Electron., 2019, 2, pp. 108–114.
-
19)
-
9. Teichmann, P.: ‘Fundamentals of adiabatic logic’ in ‘Adiabatic logic, Springer series in advanced microelectronics’ (Springer Science Business Media B.V., Dordrecht, 2012), doi: 10.1007/978-94-007-2345-0_2.
-
20)
-
21)
-
22)
-
15. Mahendra, T.V., Mishra, S., Dandapat, A.: ‘Self-controlled high-performance precharge-free content-addressable memory’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2017, 25, (8), pp. 2388–2392.
-
23)
-
19. Ravikumar, V.C., Mahapatra, R.N.: ‘TCAM architecture for IP lookup using prefix properties’, IEEE Comput. Soc., 2004, 24, (2), pp. 60–69.
-
24)
-
6. Mohan, N.: ‘Low-power high-performance ternary content addressable memory circuits’. , University of Waterloo, Electrical and Computer Engineering, Waterloo, Ontario, Canada, 2006.
-
25)
-
10. Jothi, D., Sivakumar, R.: ‘Recent trends in low power VLSI design’, Int. J. Comput. Electr. Eng., 2014, 6, (6), pp. 509–523, doi: 10.17706/ijcee.2014.v6.869.
-
26)
-
40. Kanungo, J., Dasgupta, S.: ‘Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator’, J. Semiconduct., 2014, 35, (9), pp. 0950011–0950017.
-
27)
-
21. Kocak, T., Basci, F.: ‘A power-efficient TCAM architecture for network forwarding tables’, J. Syst. Archit., 2006, 52, (5), pp. 307–314.
-
28)
-
2. Pagiamtzis, K., Sheikholeslami, A.: ‘Content-addressable memory (CAM) circuits and architectures: a tutorial and survey’, IEEE J. Solid-State Circuits, 2006, 41, pp. 712–727.
-
29)
-
14. Huang, C.-Y.: ‘Ternary content addressable memory circuits’. , Institute of Electronics, National Chiao-Tung University, Fall 2012.
-
30)
-
8. Kim, J.-S., Kim, J.-B.: ‘Low-power ternary content-addressable memory using power reduction of match-line and search-line’, Int. J. Intell. Eng. Syst., 2018, 11, (4), pp. 42–48, doi: 10.22266/ijies2018.0831.05.
-
31)
-
39. Kanungo, J., Dasgupta, S.: ‘Scaling trends in energy recovery logic: an analytical approach’, J. Semiconduct., 2013, 34, (8), pp. 0850011–0850015.
-
32)
-
28. Dokić, B.L.: ‘A review of energy efficient CMOS digital logic’, Eng. Technol. Appl. Sci. Res., 2013, 3, (6), pp. 552–561.
-
33)
-
34)
-
5. Arsovski, I., Chandler, T., Sheikholeslami, A.: ‘A ternary content-addressable memory (TCAM) based on 4 T static storage and including a current-race sensing scheme’, IEEE J. Solid-State Circuits, 2003, 38, (1), pp. 155–158.
-
35)
-
41. Joshi, S., Li, D.: ‘Multi-Vdd design for content addressable memories (CAM): a power-delay optimization analysis’, J. Low Power Electron. Appl., 2018, 8, (3), p. 25, doi: 10.3390/jlpea8030025.
-
36)
-
18. Huang, P.-T., Lai, S.-L., Chuang, C.-T., et al: ‘0.339 fJ/bit/search energy-efficient TCAM macro design in 40 nm LP CMOS’. IEEE Asian Solid-State Circuits Conf., Kaohsiung, Taiwan, 10–12 November 2014.
-
37)
-
23. Bhattacharya, S., Gopinath, K.: ‘Virtually cool ternary content addressable memory’. Proc. 13th USENIX Conf. on Hot Topics in Operating Systems, USENIX Association, Berkeley, CA, USA, Napa, California, 9–11 May 2011.
-
38)
-
7. Yang, S.-H., Huang, Y.-J., Li, J.-F.: ‘A low-power ternary content addressable memory with Pai-Sigma matchlines’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (10), pp. 1909–1913.
-
39)
-
26. Mishra, T.B., Sahni, S.: ‘PETCAM – a power efficient TCAM architecture for forwarding tables’, IEEE Trans. Comput., 2012, 61, (1), pp. 3–17.
-
40)
-
32. Moon, Y., Jeong, D.K.: ‘An efficient charge recovery logic circuit’, IEEE J. Solid-State Circuits, 1996, 31, pp. 514–522.
-
41)
-
17. Manna, A., Kanchana Bhaaskaran, V.S.: ‘Adiabatic SRAM cell and array’, in ‘Integrated intelligent computing, communication and security studies in computational intelligence’, vol. 771 (Springer, Singapore, 2019), pp. 363–371.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2019.0223
Related content
content/journals/10.1049/iet-cds.2019.0223
pub_keyword,iet_inspecKeyword,pub_concept
6
6